ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (617) 459-5000, TWX 710 343-6769, TELEX 94-7421


For an on-line instrumentation application where data transfer is to be serial-by-character and parallel-by-bit, the 8-bit-parallel I/O Interface Controller facilitates direct connection of a non-Wang device to a Wang System 2200 central processor (except the 2200VS). The non-Wang device may be one of the following types: (1) input only, (2) output only, or (3) input and output.

Although Wang systems use an 8-bit character set with 7-bit ASCII codes and the high-order bit set to zero, individual characters in any single or packed 8-bit codes (e.g., EIA, two 4-bit BCD digits, etc.) can be transmitted between a non-Wang device and a Wang central processor via the 8-Bit-Parallel I/O Interface Controller. Furthermore, discrete binary information in an 8-bit format can be transmitted via the controller.


The interface controller implements the sequential transfer of information one-byte-at-a-time under program control from a user-written BASIC language application program operating in the central processor. If the interfaced device has characteristics suited to the *built-in* signal sequences of an input operation such as INPUT, KEYIN, or DATA-LOAD BT, or an output operation such as PRINT, PRINTUSING, HEXPRINT, or DATASAVE BT, any of these BASIC statements may be included in an application program. However, the \$GIO statement is recommended for control of most non-Wang devices. By a technique similar to machine language programming, a \$GIO statement can be *custom-tailored* using a sequence of microcommand codes to specify a desired signal sequence for special input or output operations suited to the interfaced device.

Data transfer rates depend upon the particular BASIC language statement being executed and the central processor model. Rates up to 10,000 characters per second are possible with a 2200T central processor, or up to 80,000 characters per second with a 2000VP.

The 8-Bit-Parallel I/O Interface Controller is available in two physically different but functionally equivalent versions, called the Model 2250 and Option 67. If a Wang system is equipped with a separately housed central processor, such as a 2200T or 2200VP, the Model 2250 controller is the proper choice. If a Wang system is equipped with a console-housed central processor (i.e., the keyboard, CRT display screen, and central processor are combined in one unit), the Option 67 controller is the proper choice.



OPTION 67



MODEL 2250

MODEL 2250 or OPTION 67 8-BIT-PARALLEL I/O INTERFACE CONTROLLER

I/O CONNECTOR PIN ASSIGNMENTS

PIN NO.	SIGNAL MNEMONIC	1/0*	REMARKS
			8-Bit-Parallel, Buffered Input Data from External Device
	1851		· ·
1 2	1861		10 High-order 20 hex-digit
3	/B7 ₁	' '	40 8-4-2-1
4	1 <u>881</u>	i	80 bit positions. One
5	IBT	1	1) Low-order byte
6	l B2 ₁	1	2 hex-digit
7	1 B3,	1	4 8-4-2-1
8			8 bit positions.
9	(BS)	- 1	Input Strobe from External Device
10	PRMS	0	Prime Output Strobe
11	ENDI	ł	End-of-Input Control Level, Buffered
12	COB1 _o	0	1 y 4-Bit Buffered
13	COB2 _o	0	2 Control Information
14	COB4 ₀	0	4 Output by CBS _o
15	COB8 ₀	0	8)
16	CBSo	0	Control Output Strobe
17	FRE	0	Input-Buffer Empty/Full Level
18	ACK	1	External Device Acknowledge Strobe
19	PBI	١	External Device Ready/Busy Level
			8-Bit-Parallel, Buffered Output Data from System 2200/2250
20	OB1 _o	0	1 Low-order
21	OB2 _o	0	2 hex-digit
22	OB3 _o	0	4 8-4-2-1
23	OB4 _o	0	8 bit positions. One
24	OB5 _o	0	10 High-order byte
25	OB6 _o	0	20 hex-digit
26	OB7 _o	0	40 8-4-2-1
27	OB8 _o	0	80 / bit positions.
28	DORB	0	Data-Output-Buffer Ready/Busy Level
28, 30			Spare
31	OBSo	0	Data Output Strobe
32	СРВо	0	CPU/2250 Ready/Busy Level
33, 34, 35			±o v common
36			Chassis Ground

 $^{{}^{\}star}\text{As seen by the CPU/controller.}$

SPECIFICATIONS

Signal Levels

Input/Output circuitry is TTL/DTL compatible. Voltage levels:

Logic "0" (False) is between +2.4 and 3.6 volts. Logic "1" (True) is between 0 and +0.4 volts.

Strobes

Input strobe pulse width is 5 to 20 microseconds.


Output strobe pulse width is 5 microseconds ±10%.

Power Requirements


Supplied by the central processor.

Standard Warranty Applies.

I/O SIGNAL LEVELS AND TYPICAL CIRCUITS



LINE RECEIVER (INPUT) LINE DRIVER (OUTPUT)



Note:

- The system is adequate for short lines up to 100 feet in length, where environmental noise is not severe.
- For minimum transmission error, Wang Laboratories recommends that the input/output circuitry of interfaced devices include the same (or equivalent) line driver/receiver circuits.

ORDERING SPECIFICATIONS

An input/output interface controller providing direct transfer of 8-bit-parallel data between a non-Wang digital device and a Wang central processor, using TTL/DTL compatible logic. The controller must be available in a version suitable for installation in the central processor which is to be used for an on-line application.

Wang Laboratories reserves the right to change specifications without prior notice.

