
EDITED BY CUSTOMER ENGINEERING DIVISION

MODEL 2250 INPUT/OUTPUT INTERFACE



THIS BULLETIN DESCRIBES THE FUNCTIONS OF
THE 2250, AS USED WITH THE 2200B SYSTEM.
(NO GENERAL I/O). USE OF THE 2250 IN A
2200B SYSTEM WITH THE GENERAL I/O OPTION
WILL BE DOCUMENTED IN A SEPARATE PUBLICATION

NOTICE:

This document is the property of Wang Laboratories, Inc. Information contained herein is considered company proprietary information and its use is restricted solely to the purpose of assisting you in servicing Wang products. Reproduction of all or any part of this document is prohibited without the consent of Wang Laboratories.



LABORATORIES, INC.

MODEL 2250 (6394 PC)

PARALLEL INPUT/OUTPUT INTERFACE

TABLE OF CONTENTS


1.	DESC	RIPIIUN	,	
	1.1	General General	3	
	1.2	2250 Input/Output Connector Pin Diagram	5	
	1.3	I/O Connector Signals	6	
	1.4	Code Format	9	
	1.5	Address Switch	9	
2.	INST	ALLATION	9	
3.	OPERATIONS			
	3.1	Overall I/O Sequence	10	
	3.2	2250 Enable Logic	10	
	3.3	Input/Output Selection	10	
	3.4	Input Operations	11	
	3.5	Signal Sequence	12	
		3.5.1 Standard INPUT Statement (2200A, 2200B)	12	
		3.5.2 DATALOAD BT Statement (2200B)	13	
		3.5.3 KEYIN Statement (2200B)	15	
	3.6	General Output Characteristic	16	
		3.6.1 Normal Output Sequence	17	
		3.6.2 Acknowledged Output Sequence For Longer Output Strobes (Assuming DORB On Pin 28 Tied To RBI On Pin 19)	19	
4.	2250	CIRCUIT DESCRIPTION	19	
	4.1	Reset/Enable Circuitry	19	
	4.2	Address Circuitry	20	
	4.3	Character Input	22	
		4.3.1 INPUT Statement Circuit Action	22	
		4.3.2 DATALOAD BT/DATALOAD BTR Statements Circuit Action	26	
		4.3.3 KEYIN Statement Circuit Action	27	
		4.3.4 Use Of The End I Bit	28	
	4.4	Character Output	29	
5.	2250	D DIAGNOSTIC TEST	33	
6.	APP	APPENDIX A - TROUBLESHOOTING		
7.	APPE	ENDIX B - INTERFACE WIRING	39	

1. DESCRIPTION

1.1 GENERAL

The 2250 PARALLEL INPUT/OUTPUT INTERFACE option allows external equipment to be interfaced directly to a 2200 Series Advanced Programmable Calculator. The option consists of an interface controller card which can be plugged directly into one of the I/O slots in the 2200 CPU chassis or a 2219 Extended I/O chassis. A 36 pin female Amphenol connector is mounted on this controller card to facilitate connection to external devices. Via this connector, sequential characters of parallel 8 bit data can be transmitted from or received by the 2200 under program control. Either an input device, an output device, or an input/output device can be interfaced with the 2250. It is also possible to transmit and receive 2200 Basic programs in ASCII character format.

Data transfer rates of up to 10,000 characters per second can be handled, under certain conditions. The 2250 can be used with either the 2200A or 2200B.




Output Specifications:

The output devices are 75360 or 75361 ICs (TTL-to-MOS drivers). These devices are generally capable of driving high capacitance loads; the output of one cannot be wire OR'd with the output of another due to totem pole output structure (see Figure 1).

NOTE:

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate output transient overshoot. The optimum value of damping resistor to use depends on the load characteristics and switching speed. A typical value would be between 10Ω and 30Ω (Figure 2).



Input Specifications:

Input/Output circuitry is DTL/TTL compatible.

High level input threshold: +2.5 volts > 2.5V = "HIGH" Low level input threshold: +0.4 volts $- \le 0.4\text{V} = \text{"LOW"}$ Resistive pull-up to +5 volts provided at each input $(1\text{K}\Omega - \text{See Fig. 1})$. $\overline{\text{IB1-8}}_{\text{I}}$ must be active low signals, present prior to $\overline{\text{IBS}}_{\text{I}}$. $\overline{\text{IBS}}_{\text{I}}$ must be active low, 5-20 μs . $\overline{\text{RBI}}$ must be active low during external device busy time. $\overline{\text{Device Ready}}$ $\overline{\text{ACK}}$ (if used) must be an active low pulse $\overline{\text{IBS}}_{\text{I}}$.

1.2 2250 INPUT/OUTPUT CONNECTOR PIN DIAGRAM

The following signals are present at the 2250 I/O connector:

NAME	PIN NO.	REMARKS	NAME	PIN NO.	REMARKS
	INPUT DATA FROM EXTERNAL DEVICE (Buffered)			-	DATA OUTPUT (Buffered)
ĪB5 _I	1	10 HEX CODE	OB1 _O	20	1 HEX CODE
IB6 _I	2	20	OB2 _O	21	2
ĪB7 _I	3	40	овз о	22	4
IB8 _I	4	80	OB4 _O	23	8
ĪB1 _I	5	1	OB5 _O	24	10
IB2 _I	6	2	OB6 _O	25	20
IB3 _I	7	4	OB7 _O	26	40
IB4 _I	8	8	ов8	27	80
IBS	9	INPUT STROBE FROM EXTERNAL DEVICE	DORB	28	DATA OUTPUT BUFFER READY/BUSY LEVEL
PRMS	10	PRIME OUTPUT		29	SPARE
ENDI	11	END OF INPUT CONTROL LEVEL		30	SPARE
COB ₁	12	1 HEX CODE	OBS ₀	31	OUTPUT DATA STROBE
COB ₂	13	Not Used *	CPB ₀	32	CPU Ready/Busy
COB ₄	14	4	<u>+</u> 0v	33	Common
COB ₈	15	8	<u>+</u> ov	34	Common
CBS ₀	16	CONTROL OUTPUT STROBE	<u>+</u> 0v	35	Common
IRB	17	INPUT BUFFER READY/BUSY	Chassi	s 36	Chassis Ground
ACK	18	OUTPUT DEVICE ACKNOWLEDGE			
RBI	19	OUTPUT DEVICE READY/BUSY			

^{*}These signals are used only with Option 2 (General I/O), which will be documented in a separate publication.

1.3 I/O CONNECTOR SIGNALS

PINS	NAME .	
1-8	IB ₁ thru IB ₈	Buffered Input Data From External Device.
	1 0	Active low data levels from an external device
		are supplied to these pins for input to
		the 2200 via the 2250.
0	TRC	Input Strobe From External Device. When a
9	ÎBS _I	5-20 μs active low is made available on
		this pin from an external device, the 8 input
		data levels (pins 1-8) are strobed into
		an 8 bit buffer on the 2250 interface.
		The data in the input buffer will be strobed
		into the CPU when the 2250 card is selected
		and when CPB (CPU Ready/Busy) at pin 43 of
		the 2250 is set to a high logic level (Ready)
		by the 2200.
10	PRMS	Prime Output. This active low output is
		produced when the reset button on the 2200
		is depressed. This is generally used to reset
		and initialize the 2200 system and all peripherals.
11	ENDI	The active END I bit (low at Jl pin 11),
		occurring during CPU ready (CPB=HIGH; 2250
		selected) causes control to be transferred
		to the CPU, and a branch to a subroutine
		(special function) is automatically execu-
		ted, thus "ending input" (hence:END I)
12-15	COB ₁ thru COB ₈	Not Used (Reserved for General I/O Option)
16	CBS	Control Buffer Output Strobe. An additional
		5 µsec active low pulse that can be generated
		by the 2200B DATALOAD BT statement, and is
		used as a "request for input" strobe.
17	ĪRB	Input Buffer Empty/Full. When the 2250
		input buffer contains a character, IRB is
		set to a low level (input buffer full).
		ser to a row rever (rubur parter rarr).

IRB can be used to control input from external device. (It is undesirable to override a character in cases where the 2200 is not immediately available to receive a new character such as when scanning several input devices.) IRB is reset to a high logic level when the current character is strobed into the 2200 CPU at IBS time.

18 ACK

Output Device Acknowledge. This pin can be used by an output device to acknowledge each character received from the 2250. This active low input pulse will reset the Data Output Buffer Ready/Busy (pin 28) and RBI (pin 19), back to a high logic level (DORB tied to RBI).

19 RBI

Output Device Ready/Busy. This is a pin available for a Ready/Busy signal from the External Output device (High = Device Ready; Low = Device Busy). The 2250 logic makes this signal available to the 2200 for test purposes via pin K_3 (\overline{RB}) when the 2250 interface is enabled by the 2200 with an output address (low order address bit \overline{AB}_1 at pin D_1 of the 2250 is set to a low logic level ODD address). The 2200 can be programmed to check \overline{RB} (pin K_3) for an external device ready/busy indication.

 $\overline{0B1}_0$ thru $\overline{0B8}_0$

Data Output (Buffered). These 8 data levels reflect the contents of the Data Output Buffer on the 2250 Interface. During output operations, the Data Output Buffer is loaded with data strobed from the 2200 CPU. The Data Output Buffer Ready/Busy level, pin 28, is set to a low logic level (output buffer full). After a short delay, a 5 µsec Data

Output strobe becomes available on pin 31 (\overline{OBS}_0) . When the character has been received, the output device indicates ready for next character (\overline{RBI} = high); the 2200 generates the next output character after sensing this condition via \overline{RB} from the 2250.

28 DORB

Data Output Buffer Ready/Busy. This pin can be used for a longer output strobe (instead of a 5 μs \overline{OBS}_0) from the 2250. When the 2200 strobes data into the 2250 output buffer, this pin is set to a low logic level (indicating output buffer is full). The external device can then reset this level either by sending an acknowledge strobe to the 2250 via pin 18 or by resetting \overline{RBI} high.

29

Spare

30

Spare

31 OBS₀

Output Data Strobe. This pin provides a 5 μsec output strobe when 8 bits of 2200 data are available from the 2250 Data Output Buffer. This is the standard method of outputting from the 2200/2250. For outputs requiring longer strobes, the Data Output Buffer Ready/Busy level, pin 28, can be used in place of \overline{OBS}_0 . See \overline{DORB} , above.

32 CPB₀

CPU/2250 Ready/Busy. Used to indicate to the external device whether the 2200/2250 is ready for I/O operations. This signal indicates when high that both the 2200 is ready and the 2250 interface card has been enabled (selected) for either input (even address) or output (odd address).

33	<u>+</u> 0V	Common
34	<u>+</u> 0v	Common
35	<u>+</u> 0v	Common
36		Chassis Ground

1.4 CODE FORMAT

The normal code format in which data is transmitted and received is 7-bit ASCII code with the 8th bit set to 0. Because BASIC language is flexible, it is possible to convert data by programming to and from any code format and number format. Therefore, data can be transmitted or received in any single or packed 8-bit code format, EIA, 2 BCD digits, etc.

1.5 ADDRESS SWITCH

Standard settings for the address switch are as follows: 3A, 3C, 3E.

When addressing the unit, the following will select the 2250/external device: 23A, 23C, 23E for INPUT; 23B, 23D, 23F for OUTPUT.

EXPLANATION: If the address switch is set to 3A, use address 23A for input and 23B for output. If the switch is set to 3C, use 23C (INPUT) and 23D (OUTPUT). If the switch is set to 3E, use 23E (INPUT) and 23F (OUTPUT).

INSTALLATION

- 1) Run diagnostic tests, described on pages 33-35.
- 2) If diagnostic passes, turn off 2200 power supply, remove 2250 from CPU, set 2250 address switches to 3A, 3C, or 3E per customer requirement, remove diagnostic connectors, replace 2250 into CPU, connect customer's cable to 2250, and turn 2200 system on.

3. OPERATIONS - See operators manual for programming (WL# 700-3156A)

3.1 OVERALL I/O SEQUENCE

A single Basic I/O statement in the 2200 is designed to complete an entire input or output operation sequence including enabling the controller for an external device, transmitting/receiving data and then disabling the controller at the end of the operation.

3.2 2250 ENABLE LOGIC

Seven switches are used to set a device address on this interface card (the eighth, lowest order address switch, is not connected). The program language provides the ability to specify a device address within an I/O statement, or select the address by means of the SELECT statement or #N file designators. When the I/O statement is executed, the device address is strobed internally from the 2200 CPU to enable the 2250. When the I/O operation is complete, the 2200 disables the 2250. This is done automatically and does not require device interaction or programming control. When the 2250 is enabled, signal levels and strobes are gated between the 2200 I/O bus and the 2250 connector. When the 2250 is not enabled these levels and strobes are inhibited or ignored. Thus, the 2200 and the connected I/O device are protected from other device interaction and noise. For Input Devices, a CPU Ready/Busy signal is available on pin 32 of the I/O connector (CPBO). When a high logic level is available on this pin, it indicates that the 2200 is waiting to receive data and the 2250 is enabled.

3.3 INPUT/OUTPUT SELECTION

The 2250 can be enabled for either Input or Output operations by utilizing the low order bit of the device address used in the BASIC program. When the low order bit \overline{AB}_1 is set to a high logic level, the card is enabled for *input* (EVEN address). When the low order bit is set to a low logic level, the card is enabled for output (ODD address).

3.4 INPUT OPERATIONS

There are three basic modes of input operation:

1) Consecutive Character Input (2200A, 2200B)

On execution of a standard INPUT statement, consecutive characters are sent from the currently selected input device to the 2200 via 2250, until the termination code HEX OD (carriage return) is read. When input terminates, the next program step is executed.

2) Requested Consecutive Character Input (2200B)

On execution of a DATALOAD BT statement, the input device currently selected can be initialized with an $\overline{\text{OBS}}_0$ plus HEX 00 or HEX 01 from $\overline{\text{OBI}}_0$ - $\overline{\text{OB}}_8$, then $\overline{\text{CBS}}_0$ begins "requesting" individual characters (one character per $\overline{\text{CBS}}_0$). Each $\overline{\text{CBS}}_0$ sent to the external device causes a single $\overline{\text{IBS}}_1$ and new character to be strobed into the selected 2250 input buffer. Consecutive characters are requested and read into the 2200 via the 2250 until one of the following conditions occur:

- (a) A predesignated number of characters has been read; the exact number is specified within the DATALOAD BT statement.
- (b) A stop character code is read; this character is also specified within the DATALOAD BT statement.
- (c) Variable (Array) has been filled.

When input terminates, the next program step is executed.

3) Single Character (Scanned) Input (2200B)

The 2200B offers this input method whereby the BASIC program might scan several devices for single character inputs or for applications where the 2200 scans one device for slow or irregular input. On

execution of a KEYIN statement, the currently selected 2250 input buffer is checked (scanned) for an empty/full condition. If the input buffer contains a character (full), the CPU becomes ready, and that character is sent to the 2200 CPU; the program branches to the statement number specified in the KEYIN statement. If the input buffer is empty (no character), the CPU remains busy, and the next statement is executed.

More detailed explanations of the three input modes described above follow:

3.5 SIGNAL SEQUENCE

3.5.1 Standard INPUT Statement (2200A, 2200B)

1) Enable 2250 for input:

A SELECT INPUT statement is executed; then, on execution of an INPUT statement, Address Bus signals \overline{AB}_{2-8} from the CPU match the 2250 device address switch settings. The logical state of the low order Address Bus signal \overline{AB}_1 will be high at \overline{ABS} time to enable the 2250 for an input operation.

2) 2200 indicates READY for input:

The CPU sends a ready level ($\overline{\text{CPB}} = \text{high}$) to the 2250, which in turn indicates to the external input device via $\overline{\text{CPB}}_0$ (= high) that one 8 bit character on $\overline{\text{IB1}}_{\text{I}}$ thru $\overline{\text{IB8}}_{\text{I}}$ accompanied by $\overline{\text{IBS}}_{\text{I}}$ may be clocked into the empty input buffer of the selected 2250.

3) External device sends input strobe:

When $\overline{\text{CPB}}$ from the CPU goes high, $\overline{\text{CPB}}_0$ from the 2250 also goes high, flagging the external device to send an input strobe ($\overline{\text{IBS}}_{\text{T}}$ to clock

the data on $\overline{\text{IB1}}_{\text{I}}$ thru $\overline{\text{IB8}}_{\text{I}}$ from the external device into the 2250 input buffer. The CPU becomes busy ($\overline{\text{CPB}}$, $\overline{\text{CPB}}_0$ = low) and remains so until ready to accept a new character.

4) Input remaining characters:

Steps 2 and 3 are repeated for all characters to be read. Up to 190 characters plus 1 HEX OD (carriage return) may be entered from a single INPUT statement, without producing an error 45.

5) Terminate input:

An ASCII carriage return, HEX OD, strobed in by $\overline{\text{IBS}}_{\text{I}}$ will terminate input from the external device. The next program statement is executed, and the 2250 remains selected (in the CPU) for proceeding INPUT statements until a different device is selected for input with SELECT INPUT and INPUT statements.

3.5.2 DATALOAD BT Statement (2200B)

1) Enable 2250 for output:

When the DATALOAD BT instruction is executed, Address Bus signals \overline{AB}_{2-8} from the CPU match the 2250 device address switch. The logical state of the low order Address Bus signal \overline{AB}_1 will be low at \overline{ABS} time (ODD address) to enable the 2250 with an output address.

2) 2200 senses 2250 ready for output:

With the 2250 enabled by an *output* address, and with external device ready ($\overline{\text{RBI}}$ = high), signal $\overline{\text{RB}}$ from the 2250 to the CPU will be low, indicating that the 2250 output buffer is empty and the external device is ready to accept a character.

3) 2200 initializes external device:

With the 2250 enabled by an output address, the CPU receives the low from the 2250 $\overline{\text{RB}}$ line and a HEX 00 (or HEX 01 for DATALOAD BTR) is sent back to the 2250 output buffer via $\overline{\text{OB}}_{1-8}$, accompanied by a 5 μs $\overline{\text{OBS}}$, all from the CPU. $\overline{\text{OBS}}$ from the CPU becomes $\overline{\text{OBS}}_0$ to the external device, and the HEX 00 (or HEX 01) is strobed out of the 2250 output buffer and into the the external device via $\overline{\text{OBI}}_0$ - $\overline{\text{OB8}}_0$.

4) 2250 indicates ready:

From the time of the HEX 00 (or HEX 01) code is loaded into the 2250 output buffer, the Data Output Ready/Busy (\overline{DORB}) signal from the 2250 indicates that the 2250 output buffer is full (\overline{DORB} = low). \overline{RBI} = high indicates external device ready via \overline{RB} (\overline{pin} K₃), since 2250 is enabled with an output address.

5) 2200 senses ready for input:

 $\overline{\text{CPB}}$ from the CPU goes high (CPU ready for input). The corresponding output to the external device ($\overline{\text{CPB}}_0$ = high) indicates that the 2200/2250 is ready for input.

6) CPU sends "request for input" strobe:

A $\overline{\text{CBS}}$ pulse is sent from the CPU to the 2250 and there becomes $\overline{\text{CBS}}_0$ (5 μs active low - pin 32) from the 2250 to the external device. This 5 μs data request strobe can be used to trigger an input strobe ($\overline{\text{IBS}}_{\text{T}}$).

7) External device sends input strobe plus data:

Execution of steps 5) and 6) generates an input strobe (\overline{IBS}_{I}) in order to strobe data into the 2250 input buffer. Since \overline{CPB} from the CPU is already high at this time, the input character is immediately read into the CPU. The CPU ready/busy line then goes busy $(\overline{CPB}, \overline{CPB}_{0} = low)$ and remains so until the CPU is ready to accept a new character.

8) Input remaining characters:

Steps 5) or 6) and 7) are repeated for all characters to be read until one of the conditions stated in paragraph 3.4(2) (page 11) occur.

9) Terminate input:

As stated above, one of the three conditions in paragraph 3.4(2) will terminate input. When input terminates, the next program step is executed.

3.5.3 KEYIN Statement (2200B)

- 1) External Device Sends Input Strobe Since in this procedure, the CPU does not have to be ready, the input device can send $\overline{\rm IBS}_{\rm I}$ plus data at any time. The data is stored in the 2250 input buffer.
- Enable 2250 For Input A KEYIN statement for inputting is executed. The 2200 first enables the 2250 controller card. It does not, however, set a level (CPB = high) which indicates that the 2200 is ready for input.
- 3) 2200 Senses Character In 2250 Input Buffer The 2200 then tests for Ready/Busy. In this case, when the 2250 card is selected with an input address, it will test the input buffer for a Full/Empty condition in the 2250 (i.e., the level available on pin K_3 , \overline{RB}). If the 2200 sees an "Empty" condition (\overline{RB} = high), the 2250 will be disabled, and processing will continue at the next sequential statement. If the

2200 sees a "Full" condition $(\overline{RB}=low)$, the CPU will set a level indicating to the 2250 that it is awaiting data $(\overline{CPB}=high)$. This will cause the contents of the 2250 input buffer to be strobed into the 2200 and will reset the input buffer Empty/Full indicator, \overline{IRB} on pin 17 to the external device.

4) Terminate Input - For the KEYIN command, which inputs one character, the 2200 will disable the 2250 at this point and continue processing at the specified statement number.

3.6 GENERAL OUTPUT CHARACTERISTIC

The 2250 contains an output buffer which holds the 8 bits of data output (\overline{OB}_{1-8}) from the 2200. Data levels from this buffer are available on pins 20 through 27 of the 2250 I/O connector $(\overline{OB1}_0 - \overline{OB8}_0)$.

When a 2200 Basic output statement is executed, the 2200 enables the 2250 with an output address, and output characters obtained from variables, expressions, or literals in the argument list are sequentially output on an external device ready basis (when $\overline{\text{RBI}} = \text{high}$). When all characters have been sent, the 2200 then disables the 2250 controller card and continues processing.

The 2250 provides two general means of outputting, depending upon the output strobe length required. These methods apply for PRINT, PRINTUSING, HEXPRINT, and DATASAVE BT statements, which provide the means of outputting formatted or unformatted data to an external output device.

By standard method, characters are strobed from the 2200 to the 2250 data output buffer, where the data levels are provided on pins 20 through 27 along with a 5 μ sec output strobe on pin 31, \overline{OBS}_0 . When the output device receives the data output strobe, it must set the \overline{RBI} signal to busy (low logic level), within 5 microseconds of the leading edge of the output strobe \overline{OBS}_0 , and hold \overline{RBI} low until the external device is ready to receive another character from the 2250/2200.

An alternative method of output response is available when a longer output strobe is required by the external device, or where a Ready/Busy D.C. level response is not available from the output device. In this method the output device Ready/Busy signal, $\overline{\text{RBI}}$, can be supplied from the 2250 by tying the DATA OUTPUT BUFFER READY/BUSY signal on pin 28 ($\overline{\text{DORB}}$) to pin 19. When a character is sent to the output buffer on the 2250, $\overline{\text{OBS}}$ from the CPU causes the Output Buffer Ready/Busy level available on pin 28 to be set to a low logic level (output buffer full). An output device may use this as a strobe, instead of $\overline{\text{OBS}}_0$ on pin 28. When the output has had sufficient time to receive the data, it will send an acknowledge input strobe back to the 2250 on pin 18, $\overline{\text{ACK}}$. This active low input strobe will reset Data Output Buffer Ready/Busy back to a high logic level (output buffer empty); the 2200 CPU will sense this via $\overline{\text{RB}}$ pin K $_3$ as a 2250 READY indication and will send another character.

Typical output sequences are described below:


- 3.6.1 Normal Output Sequence (5 µsec Output Strobe, Device Ready/Busy Level Response)
- 1) Enable A 2200 Basic Output Statement (PRINT, PRINTUSING, HEX PRINT, DATASAVE BT) is executed; the 2200 first enables the 2250 interface controller by strobing the address for that particular output device.
- Test Ready When the 2250 is enabled with an output address, $(\overline{AB}_1 = 1 \text{ow})$ the level on pin 19, \overline{RBI} , will be sensed by the 2200 via \overline{RB} (Pin K₃) to test output device ready. The 2200 will test the 2250 for ready $(\overline{RBI}$, pin 19 = high; \overline{RB} , Pin K₃ = 1ow); when ready, the CPU will output a character to the 2250 output buffer.
- 3) Character Output The 2200 will strobe an 8-bit data character into the 2250 output buffer. This will cause the data levels to be available on pins 20 through 27, and a 5 µsec output strobe to be available on pin 31 (OBS₀). The Data Output Buffer Empty/ Full condition (DORB) on pin 28 is set to a low logic level (Full), but this signal is not generally used in the normal output sequence.

- Output Device Busy Until Character Processed When the output device receives the OBS of strobe, it sets RBI on pin 19 to a low logic level until it has processed the character. The external device then resets RBI to a high logic level when READY for next output character.
- So Repeat For All Characters For successive characters, the 2200 will continue testing the device Ready/Busy, which is set immediately after the 5 μ sec output strobe, and steps 2, 3 and 4 are repeated for all remaining characters to be output. A ready test is not made after the final character.
- 6) Disable The 2200 will then strobe out an address to disable the 2250 and will continue processing.
- 3.6.2 <u>Acknowledged Output Sequence</u>; For Longer Output Strobes (Assuming DORB on pin 28 tied to RBI on pin 19)
- 1) Enable The 2200 enables the 2250 with an output address.
- 2) Test For Ready The 2200 tests device Ready/Busy (RBI) level via RB (Pin K_3) of the 2250. When external device ready (RBI = high), a low logic level at RB (Pin K_3) is sensed, and the 2200 outputs the first character. In this case, $\overline{\text{RBI}} = \overline{\text{DORB}}$.
- Output A Character The 2200 strobes a character into the 2250 Output Buffer, pins 20 through 27 and provides a 5 microsecond strobe on OBS. OBS causes DORB, Data Output Buffer Empty/Full to be preset to low logic level (Buffer Full). This level can be used for longer output strobe instead of OBS₀. DORB (tied to RBI) remains set low and the data levels remain available until an input acknowledgment pulse is received from the device.
- Output Device Acknowledges The output device sends an acknowledgment pulse on pin 18 (ACK). This will reset the Data Output Buffer Ready/Busy on pin 28 and the Device Ready/Busy RBI on pin 19 back to a high logic level; this will be sensed by the 2200 via RB (= low), pin K3, and the next character will be loaded into the 2250 output buffer.


- 5) Repeat For All Characters Steps 2, 3, and 4 are repeated for data in the argument list. (A ready test is not made following the last character.)
- 6) Disable The 2200 strobes an address to disable the 2250 and processing continues.
- 4. 2250 CIRCUIT DESCRIPTION

4.1 RESET/ENABLE CIRCUITRY

In order to manually initialize the 2250, key RESET on the 2215 keyboard. This will cause a PRIME signal to be sent to all controller boards (from the keyboard controller). At the 2250, PRIME (coordinates C,9) clears the following latches: L26-5 (coordinates 8,D&E), L34-5 (coordinates 8,D), and L34-8 (coordinates 6,D). Clearing L26-5 sets IRB high (coordinates 8,E); clearing L34-5 sets DORB high (coordinates 8,E); clearing L34-8 sets L36-4 high. PRIME also resets the external device via PRMS which is active low, (coordinates 8,C).




Since the 2250 is not yet selected for output or input, L8-9 and L36-5 (coordinates 5,D) will be low thus causing $\overline{\text{RB}}$ to be high.




4.2 ADDRESS CIRCUITRY

The 2250 INPUT/OUTPUT controller has one bank of eight rocker switches (only 7 are used: 2,4,8,10,20,40,80) for setting the address of the 2250 and a peripheral unit. The state of the low order 1 address bit (\overline{AB}_1) from the CPU enables the 2250 for either input or output at \overline{ABS} (address bus strobe) time.

Refer to 6394 PC schematic, at coordinates 7/8, A/B. Address bits \overline{AB}_{2-8} (from the CPU) are compared to the settings of address switches 2, 4, 8, 10, 20, 40 and 80 via comparators L29 and L30.




When the Address Bus signals match the address switch settings, pin 14 of L30 will be active high (A=B), which will provide a low logic level at L18 pins 6 and 9 via inverter L22, pins 1 and 2.



If \overline{AB}_1 is low at \overline{ABS} time, L27 pin 5 (latch) will be clocked into a set condition (high); L27 pin 9 (latch) will be clocked into a reset condition (low). If \overline{AB}_1 is high at \overline{ABS} time, L27 pin 9 will be clocked into a set condition (high); L27 pin 5 will be clocked into a reset condition (low).


L27 pin 5 is the output enable latch; L27 pin 9 is the input enable latch. Thus, if \overline{AB}_1 is low at \overline{ABS} time (ODD address), the 2250 is selected for output from CPU to peripheral via 2250; if \overline{AB}_1 is high at \overline{ABS} time (EVEN address), the 2250 is selected for input from peripheral to CPU via 2250.




4.3 CHARACTER INPUT

4.3.1 INPUT STATEMENT CIRCUIT ACTION

On execution of a statement for data input the input enable latch, L27-9, is set high, resulting in a high at L8-9 and a low at L8-2. Next, the CPU becomes ready for input ($\overline{\text{CPB}}$ at pin 43 = high) AND with the 2250 already selected for input (EVEN address; $\overline{\text{AB}}_1$ = high), L36 pin 3 will go low resulting in $\overline{\text{CPB}}_0$ to the external device (L2 pin 6: coordinates 8,C) being in a ready condition (high: see Figure).




With $\overline{\text{CPB}}_0$ set high, input data from the external device is then presented to 2250 input terminals #1-8 ($\overline{\text{IBI}}_{\text{I}}$ - $\overline{\text{IB8}}_{\text{I}}$: coordinates 11, E/F/G) as active low signals.



With the 2250 ready, the peripheral device sends $\overline{\rm IBS}_{\rm I}$ (pin 9), the input strobe, which performs several functions:


1) $\overline{\text{IBS}}_{\text{I}}$ (active low, 5-20 µs) triggers one shot L33 pin 12 (coordinates 9,G). The trailing edge of the pulse from L33 pin 12 clocks the first input character into the input buffer ICs (L31 and L32: coordinates 8/9, F/G).



2) The leading edge of the pulse from L33-12 also presets latch 26 pin 5 (coordinates 8/9, D/E). Presetting L26 pin 5 results in a low at IRB, indicating to the peripheral device that the 2250 input buffer is now


full (send no further data from the peripheral while IRB is low, since a new character strobed in at this time would override the current character in the input buffer). Presetting L26 pin 5 also causes L8 pin 8 (RB) to go low (2250 selected with input address), indicating to the CPU that the input buffer is now full.

3) With L33-12 returned high, the leading edge of L26-5 (= L→H) also results in the triggering of L33-4,13 (coordinates 7/8,G) via L21-6.



The firing of L33 pin 13 allows L36 pin 11 to issue a 5 µs input strobe (\overline{IBS}) to the CPU. L33 pin 4 simultaneously enables the tri-state outputs of input buffer IC's L31 and L32 (coordinates 9,E/F). Thus, the contents of the input buffer is strobed into the CPU during \overline{IBS} time.

At all other times, the tri-state outputs of L31 and L32 are in the high impedance (open circuit) state. The CPU will go busy (\overline{CPB} = low) during \overline{IBS} time. The trailing edge of the pulse from L33 pin 4 clocks L26 pin 5 back to a reset condition. Resetting L26 pin 5 disables L21 pin 6 and returns L8 pin 8 to a high state (2250 informs CPU that the input buffer is empty; 2250 is ready for next input from peripheral); also, L26 pin 5 going H+L causes \overline{IRB} to return high (2250 tells external device that the input buffer is "empty".




Whenever the peripheral issues an $\overline{\rm IBS}_{\rm I}$ strobe to the 2250 input buffer, a new character on $\overline{\rm IB}_{1-8}$ overrides the previous character in L31 and L32. As a precaution, a busy signal such as $\overline{\rm IRB}$ indicates to the peripheral when it may not send another $\overline{\rm IBS}_{\rm T}$.

When $\overline{\text{CPB}}$ returns high (ready) $\overline{\text{CPB}}_0$ will also go high, and the input sequence repeats for all remaining data until the 2250 is deselected by the CPU, on receipt of a HEX OD termination character.

4.3.2 DATALOAD BT/DATALOAD BTR STATEMENTS CIRCUIT ACTION

Data input via DATALOAD BT (or BTR) statement is different from the INPUT and KEYIN statements, insofar as the fact that the 2250 must be enabled with an output (ODD) address. The reason for this is that since no characters can be sent from external device to 2250 input buffer until the CPU is ready, to enable with an input (EVEN) address would only reflect an input buffer empty condition ($\overline{\text{RB}}$ at pin K_3 = high). This would be interpreted by the 2200 as an external device busy condition; when in fact, the external device may be ready. Thus, the CPU itself would not become ready and the program would hang up at this point. To properly verify the ready/busy condition of the external device, $\overline{\text{RB}}$ must reflect the state of $\overline{\text{RBI}}$ from the device, not the state of $\overline{\text{IRB}}$ to the device. This is accomplished by enabling the 2250 with an output (ODD) address.




When the CPU sees a ready condition ($\overline{\text{RB}}$ = low) the DATALOAD BT statement will continue executing its sequence (CPU becomes ready, request strobe $\overline{\text{CBS}}_0$ is sent to device, $\overline{\text{IBS}}_{\text{I}}$ strobes in a character).

The DATALOAD BT statement is also different from INPUT and KEYIN statements since termination of input will be determined by any one of the three conditions stated in paragraph 3.4 (2), page.

4.3.3 KEYIN STATEMENT CIRCUIT ACTION

To accomplish input via KEYIN, the external device need not wait for the 2250 to be selected and ready. $\overline{\text{IBS}}_{\text{I}}$ plus one input character can be sent from the external device whenever available. The character will be strobed into the input buffer and $\overline{\text{IRB}}$ will go low, indicating an input buffer full condition, as explained in paragraph 4.3.1.

On execution of a KEYIN statement, the 2250 is selected for input (EVEN address) as in paragraph 4.3.1. Next, the CPU (still not ready) checks the level at pin K_3 (RB) of the 2250. If RB is low (resulting from L26-5 being preset high) the CPU becomes ready ($\overline{\text{CPB}}$ = high) and the contents of the input buffer (L31,32) is strobed into the CPU when L33-13,4 is triggered by L21-6.



After inputting a single character, the 2250 is deselected and a branch is made to a statement number specified within the KEYIN statement.

If \overline{RB} had been high when being checked by the CPU (L26-5 = low - input buffer empty) the CPU would not become ready and processing would simply continue at the next statement.

NOTE:

It is important to remember that the 2250 must be enabled with an input address (EVEN); otherwise, the condition being checked at $\overline{\text{RB}}$ (pin K_3) will be external device ready/busy, instead of 2250 input buffer full/empty.

27

4.3.4 USE OF THE END I BIT

Another method of terminating input envolves the use of the END I bit input at pin 11. An active END I bit (IB9) accompanying a byte of data into the CPU via 2250 causes control to be transferred to the CPU, and a branch to a subroutine (special function) is performed, thus ending input (hence: END I) to the 2250.

END I circuit action is as follows: If a byte of data is accompanied by a low level at the END I bit input, and if the CPU is ready(CPB=high) awaiting input (as with the INPUT and DATALOAD BT input sequences);


- 1. On the leading edge of the pulse from L33-12, latch L26-5 is preset high; this high is felt at L21-4.
- 2. One byte at IB1-8 $_{\rm I}$ is clocked into the input buffer IC's (L31, L32) on the trailing edge of the pulse from L33-12 (triggered by IBS $_{\rm I}$).
- 3. Since the CPU is ready for input (CPB=high), L26-6 triggers one shot L33-4,13.
- 4. The pulse from L33-4 enables the tri-state outputs of the input buffer for 5 us.

- 6. The active END I bit from J1 pin 11 and L20-4,13 is felt at L36-10 (high).
- 7. With L36 enabled at pins 9 and 12, both IBS and IB9 (END I bit) are sent to the CPU along with one byte of data from the input buffer (IB1-8).

FIGURE 15


4.4 CHARACTER OUTPUT

On execution of a statement for data output (PRINT, PRINTUSING, HEX PRINT, DATASAVE BT), low order address bit \overline{AB}_1 = low at \overline{ABS} time (output address - ODD); L27 pin 5 (output enable latch) will be clocked into a set condition (high) at \overline{ABS} time via L19-9,8.




Since L34 pin 8 (coordinates 6,D) is in a clear condition, L36 pin 4 will be high.*

Since L27 pin 5 has been clocked into a set condition, L36 pin 5 will also be high. With both input pins (4 and 5) to L36 high, L36 pin 6 (RB) will be low, indicating to the CPU that peripheral is ready and that the 2250 is selected and ready to receive an output bus strobe (OBS) from the CPU at L7-8. Since L8 pin 1 (5,B) detects that the 2250 is selected for output, L8 pin 3 issues a high to L19 pin 11 (6,B). L19 pin 10 then enables L7 with a low at pins 9 and 11.




NOTE:

If the peripheral is not ready, $\overline{\text{RBI}}$ from the peripheral is low, and L34 pin 8 will be preset via L20 pins 5 and 12, and L19 pins 5 and 6. If L34 pin 8 is preset (low), $\overline{\text{RB}}$ will be high, indicating to the CPU that the 2250 and the external device cannot accept any CPU output data at this time (peripheral busy).




When OBS arrives from the CPU at L7 pin 8 as an active low, (coordinates 11,E) a number of actions occur simultaneously:


(a) The high on L7-10 resulting from OBS causes L18 pin 13 (coordinates 10,D) to send a low to L34 pin 4, L7 pin 6, and L19 pin 13 (coordinates 9-D, 7-C, and 7-F respectively).




(b) The low at L19 pin 13 is inverted at L19 pin 12 and clocks output data $\overline{^{0B}}_{1-8}$ from the CPU into the 2250 output buffer (L17 and L25, coordinates 5, E/F).



(c) The low at L34 pin 4 presets L34 pin 5 (coordinates 8/9,D), which in turn sets \overline{DORB} low (coordinates 8,E).




(d) The low at L7 pin 6 (coordinates 7/8,C) along with the low from L19 pin 4 at L7 pin 5 causes one shot L5 pin 4 (coordinates 7,C) to trigger one shot L5 pin 5 (coordinates 6,C), which in turn, sends OBS₀ (5 μs) to the external device via L11 pin 7 (coordinates 5,C; active low). Thus, OBS₀ strobes the contents of the 2250 output buffer into the peripheral device via OB1-8₀. Thus, $\overline{\text{OBS}}_0$ strobes the contents of the 2250 output buffer into the peripheral device via $\overline{\text{OB1-8}}_0$.



To verify that the peripheral has received the output data from $\overline{OB1-8}_0$, an ACKNOWLEDGE (\overline{ACK}) pulse can be sent to the 2250 (\overline{DORB} tied to \overline{RBI}). When \overline{ACK} is received at J1 pin 18 (active low; coordinates 11,E) the following events occur:

- 1) L20 pin 11 (coordinates 10,E) issues a high pulse (\$\sumsymbol{\Pi}\$) which is inverted at L22 pin 6 (coordinates 9,E). The trailing edge of the resulting low pulse (\$\sumsymbol{\Pi}\$, from L22 pin 6) clocks L34 pin 5 back to a reset condition. When L34 pin 5 goes low, \$\overline{DORB}\$ is reset high. If \$\overline{DORB}\$ is tied to \$\overline{RBI}\$, \$\overline{RBI}\$ is also reset high.
- The trailing edge of the high pulse from L20 pin 11 and DORB/RBI returning high causes L7 pin 1 to trigger one shot L16 pin 12 (coordinates 7,D), which in turn clocks L34 pin 8 to a reset condition (Q = high). Since a high from L27 pin 5 and a high from L34 pin 8 are now present at L36, L36's output pin 6 goes low (RB) indicating to the CPU that the external device is ready (2250 is ready to accept next output code on OB₁₋₈ from CPU at next OBS time). Character output terminates on conditions presented by the particular output statement.



If no acknowledge pulse is supplied to the 2250 from the external device, the device can reset \overline{RBI} from a low (busy condition) to a high (ready condition). This L \rightarrow H transition from the device will result in L34-8 being clocked L \rightarrow H, so that \overline{RB} goes low (L36-5 enabled high) indicating to the CPU that the device is ready.

5. 2250 DIAGNOSTIC TEST

Minimum Equipment Needed:

- (a) Diagnostic Test Tape
- (b) Two Diagnostic Connectors (See pages 34,35)
- (c) 2200/2250 System
- 1) Before inserting 2250 into the CPU, set 2250 address switch to HEX 3E.
- 2) Turn 2200 system off and insert 2250 into CPU I/O slot. (DO NOT FORCE PC BOARD).
- 3) Turn 2200 system on.

The 2250 diagnostic test occupies one block of a multiblock system diagnostic tape, and is run as follows:

- 4) LOAD, EXECUTE
- 5) RUN, EXECUTE
- 6) KEY SPECIAL FUNCTION 14

At this point the 2250 test will be loaded:

THERE ARE TWO CONNECTORS FOR 2250 DIAG.
BOTH DIAGNOSTICS MUST BE RUN

KEY SPECIAL FUNCTION KEY 00 FOR CONN. #1
KEY SPECIAL FUNCTION KEY 01 FOR CONN. #2
JUMP L7 PINS 8 AND 12 FOR CONN. #2 DIAG.

KEY RESET TO STOP TEST

* SET SWITCHES TO 3E FOR THESE DIAGNOSTICS

A good diagnostic run appears as follows:

PASS # XX
Pass Count

A failure appears as:

ERROR-TEST FAILED

STOP

:__

The test connectors are constructed as follows:
PARTS REQUIRED:

36 Pin amphenol connector (male). WL #350-2049 or 350-2051.

CONNECTOR #1

Put jumpers between Pin # (output) and Pin # (input) as listed below for Amphenol connector.

OUTPUT SIGNAL TERM	PIN # OUTPUT	PIN # INPUT	INPUT SIGNAL TERM
OBS O	31	9,18,19	IBS, ACK, RBI
OBIO	20	5	ĪB1 _T
OB2 _O	21	. 6	IB2 _T
0в3 0	22	7	IB3 _T
OB4 _O	23	8	TB4 _T
OB5 _O	24	1	IB5 _T
OB6 _O	25	2	IB6 _T
ов7 _О	26	3	IB7 _T
ов8	27	4	IB8 _I

USE:

Attach this connector to 2250 controller card and run 2250 diagnostic for connector #1.

CONNECTOR #2

PIN # OUTPUT	PIN # INPUT	INPUT SIGNAL TERM
16	9,18,19	IBS, ACK, RBI
12	5	IB1 _I
13	6	IB2 _T
14	7	IB3 _T
15	8	TB4 _T
32	1	IB5 _T
10	2	IB6 _T
17	3	IB7 _T
28	4	IB8 _T
34	11	ENDI
	OUTPUT 16 12 13 14 15 32 10 17 28	OUTPUT INPUT 16 9,18,19 12 5 13 6 14 7 15 8 32 1 10 2 17 3 28 4

USE:

Attach this connector to 2250 controller card and run 2250 diagnostic for connector #2.

APPENDIX A

TROUBLESHOOTING:

The following items can be checked if the 2250 will not function with an external device or if the 2250 diagnostic test fails.

- 1) Check address switch setting.
- 2) Perform the following steps for signal checks:
 - (a) Disconnect external device.
 - (b) Insert program steps in 2200:
 - 10 SELECT PRINT 23B (address switches on 23A)
 - 20 PRINT "A"
 - 30 GO TO 10
 - RUN, EXECUTE
 - (c) On pin 31 check \overline{OBS}_{0} \coprod (5 μs).
 - (d) On pin 32 check \overline{CPB}_0
 - (e) On pin 28 check DORB. The signal will go low at first loop execution and will stay low.
 - (f) On pin 18 ground momentarily, ACK signal, DORB must be reset (high) momentarily and then will go low again with program running.
 - (g) Check output lines for A1 = HEX(41).
- 3) CLEAR, EXECUTE.
- 4) Put following program in 2200B:
 - 10 SELECT INPUT 23A
 - 20 KEYIN A\$, 40, 40
 - 30 GO TO 20
 - 40 SELECT PRINT 005
 - 50 HEXPRINT A\$
 - 60 GO TO 20

- 5) Connect two wires to a microswitch, common end of microswitch is to be connected to pins 33, 34, and 35 on a 36 pin male Amphenol connector (WL #350-2049 or 350-2051). The normally open end of microswitch is to be connected to pin 9 of the test connector. IBS₁ can be generated by pressing this switch.
- 6) Check the following signals for input sequence: (RUN, EXECUTE)
 - (a) \overline{RB} on pin K_3
 - (b) $\overline{\text{CPB}}_0$ on pin 32 ($\overline{}$ CPU busy signal busy).
 - (c) IRB on pin 17
 - (d) \overline{IBS} on pin 1_3 (\square 5 μs).


Input will be displayed on 2200 CRT as 00202020202020202020202020202020.

- 7) RESET, CLEAR, EXECUTE.
- 8) Enter: 10 DATALOAD BT/63B,A\$. RUN, EXECUTE. Key microswitch for each entry and check $\overline{\text{CBS}}_0$ (1 5 μs)
- 9) Key RESET, RUN, EXECUTE. Check L27-5 (\int \frac{-\psi}{2} \tag{-1} after input terminates).
- 10) Check ABS at L27-3,11 Π .
- 11) Check L30-14 ($\int_{-\infty}^{\infty}$ l) for A=B condition.
- 12) Check L5-4 (330 ns $\sqrt{\ }$).
- 13) Check L5-5 (5 μ s \square).
- 14) Check L33-12 (225 ns $\sqrt{\ \ \ \ }$).
- 16) If IRB is never set low or never set high, check L26-5 (D latch).

- 17) If DORB is not set low or never reset high, check L34-5 (D latch).
- 18) If all the above items are verified good, make sure that:
 - (a) Customer's equipment is supplying the $\overline{\rm IBS}_{\rm I}$, \sum 5-20 μs signal going low, and check $\overline{\rm RBI}$, external device Ready H, external device Busy L.
 - (b) The customer's 2200 program is correct for the specific application.
 - (c) The external device supplies the correct last character (to terminate input), depending on the input statement used.

APPENDIX B - INTERFACE WIRING

LINK 2200 TO 2200 VIA 2250'S:




Communicating from 2200 to 2200 can be accomplished via INPUT, DATALOAD BT(R), KEYIN, PRINT, PRINTUSING, and HEX PRINT statements.

The receiving 2200 must first be selected for input and set into a receive mode via either an INPUT statement or a DATALOAD BT statement. On execution of the input statement (excluding KEYIN), the receiving 2200 will await input from the sending 2200. At that time, the sending 2200 should be selected for output. On execution of a PRINT, PRINTUSING or HEXPRINT statement, the sending 2200 senses that the input buffer of the receiving 2200 is empty and ready to accept a character ($\overline{\text{IRB}} = \text{high}$). The first character is strobed into the input buffer at the receiving end $(\overline{\text{OBS}}_0$ from the sending 2200 becomes $\overline{\text{IBS}}$). Since the receiving 2200 was awaiting input, the character is immediately sent to the CPU. At the end of the actual input strobe ($\overline{\text{IBS}}$) to the CPU, $\overline{\text{IRB}}$ is reset, giving an indication to the sending 2200 that the input buffer of the receiving 2200 is again empty; send next character. Input will terminate as explained on page 11.

2. STANDARD INPUT

The diagram below shows standard wiring of the eight data input lines plus the data input strobe line from external device to 2250 connector (J1). This wiring should be performed for all input applications; wiring of one or more additional input control signals will be performed as follows based on individual external device requirements.

Input Signals (Standard/Required Minimum)




There are two basic data input modes using the 2250 input/output interface:

- I. Consecutive character input
- II. Single character input
- 8 bits parallel per character
- I. Consecutive character input may be accomplished by one of two standard techniques (depending on the external device requirements). One character may be input to the 2250 from the external device each time either a ready state indicator or a request for input strobe is sent to the external device. Terminate consecutive character input under one of the following conditions:
 - 1) Device sends "stop" character.
 - OR 2) The total number of characters to be read, specified in the BASIC program, has been read.
 - OR 3) The variable accepting input data has been satisfied.

Input control signal wiring:


METHOD A - Consecutive Character Input

For a system requiring a READY STATE INDICATOR to enable $\overline{\text{IBS}}_{\mathsf{T}}$.




METHOD B - Consecutive Character Input

For a system requiring a "request" strobe (in order to trigger $\overline{\text{IBS}}_{\text{I}}$):



II. Single character input applies to systems with irregular or slow input to the 2250: (allowing IBS_I to be sent at any time by the external device after an enabling signal is received from the 2250). Using this method a character may be transferred to the 2250 input buffer even if the 2250 is not currently selected by the 2200.



2. STANDARD OUTPUT

One of two output strobes may be used to strobe a character out to the external device via $\overline{OB1-8}_0$.

- a) \overline{OBS}_0 5 μ s, active low.
- b) DORB High when output buffer and external device are ready awaiting a character from the 2200 CPU. As soon as the 2250 output buffer is loaded by the CPU, DORB goes to a low logic level (active strobe time = low). DORB is reset high on the trailing edge of an acknowledge pulse (ACK, active low) from the external output device, signifying that the character has been received.


An external device ready/busy signal is normally provided by either the external device, or by the 2250 itself:

- a) A busy signal (RBI=low) supplied by the external device will inhibit new characters from being sent to the external device, until this device is again ready to accept a new character (RBI=high).
- b) Tying DORB to RBI will provide the 2250 with its own busy indication (RBI=DORB=low) until DORB (and RBI) is reset by an ACK (☐) pulse from the external device.

Techniques used to output data from the 2250 may be categorized as follows:


a) Standard output interface - No acknowledge response from external device. Device supplies ready/busy level to 2250.

External device receives a 5 μ s strobe, \overline{OBS}_0 , from the 2250; within 5 μ s of the leading edge of the output strobe the device sends a busy signal (=low) to the 2250 at \overline{RBI} , pin 19.



b) Acknowledged output and/or longer output strobe.

Using this technique, the 2250 supplies its own ready/busy line by tying DORB to RBI. The busy (active low) from DORB to RBI is reset high on receipt of an ACK pulse from the external output device. The PRINT and PRINTUSING statements are satisfactorily used with this wiring application. During the time RBI is low, the output device will not receive any new characters. See page 18 for signal sequence.



With the 2250 selected for output, a PRINT, PRINTUSING, HEXPRINT, or DATASAVE BT statement will cause the sequences described on pages 16-19.

Other output applications are possible using Option 2 General I/O Commands. Option 2 will be documented in a separate publication.

