## Wang 2200 Instruction Set

```
Computer Concepts Corporation
    8001 W. 63rd street
Shawnee Mission, Ks. }6620
```

Revised 4/26/1983
Wang 2200 Instruction Set - Index
1.0 Overall Description of the Wang 2200 ..... 1
1.1 Internal Register Structure - Description ..... 1
I. 2 Status Register SL description ..... 4
1.3 Hardware Status Register (SH) description ..... 5
2.0 General Instruction Breakdowns ..... 6
2.1 Parity Bits ..... 6
2.2 Classes of Instructions ..... 7
2.2.1 Branch Instructions ..... 7
2.2.2 Masked Branch Instructions ..... 8
2.2.3 Valued Branch Instructions ..... 9
2.2.4 Register Comparison Instructions ..... 10
2.2.5 Register ALU Instructions ..... 11
2.2.6 Immediate Data ALU instructions ..... 14
2.2.7 Peripheral Control ..... 16
2.2.8 Load Data Memory Pointer ..... 16
2.2.9 Stack and Auxiliary register manipulations ..... 17
2.2.9.1 Auxiliary Register Manipulation ..... 17
2.2.9.2 Stack Manipulation Instructions ..... 19
3.0 Data Memory Read/Write operations ..... 20
Specific Instruction Mnemonics ..... 24-79
Appendix i General Bit Control Tables
Table 1 A Register Bus gating ..... 80
Table $2 \quad B$ Register Bus gating ..... 80
Table 3 C (Destination) Bus gating ..... 80
Table 4 Data Memory Control Bits ..... 80
Table 5 Control Memory Bits ..... 80
Appendix ii Conditional Branch Instruction examples ..... 81
Appendix iii Alphabetical listing of Mnemonics ..... 82
Appendix iv Numerical Listing of Mnemonics ..... 84

The Wang 2200 series computers are fast and powerful minicomputers specializing in the Basic language. The structure of the machine is geared around the language, and as such, can outperform almost all mainframes on the market today.

A common Input/Output bus is utilized, transferring at rates of about 200 K bytes per second. Two separate memories, one for Data, and the other for Control are implemented. This permits the separation of Control Memory (Where the Basic, Cobol or Diagnostics are stored) from the User memory.

The actual processing section utilizes a 24 bit wide control word and numerous internal registers to perform the operations required to execute Basic code.
1.1 Internal Register structure - General Description

The Wang 2200 system contains eight (8) general purpose registers labeled RO thru $R 7$. Each of the general registers are eight (8) bits wide. These registers are used to hold temporary data, statuses of searches, math operands, etc..

Two registers are normally combined to form a pointer for Data memory operations. These registers are the $P H$ and $P L$ registers. The $P H$ and PL registers are each eight (8) bits wide, but can be accessed as a 16 bit register by some instructions. 65536 memory locations can be accessed by these registers.

Another set of registers is available for storing data read from Data memory. These registers are called CH and CL. Data read from Data memory is 16 bits in width. The upper byte is stored in $C H$ while the lower byte goes to $C L$.

To write to Data memory, another register, called the DUM is employed. The DUM register is only eight bits wide. Therefore, only one byte can be written at a time. Control bits are available to write to either the High or Low bytes.

All input and output of Data to the IO bus is performed through the $K$ register. This register is 8 bits in width. The Wang 2200 does not have a hardware interrupt structure, nor can data transfers occur without the direct participation of the host. The 2200 classifies as a Polled Interrupt machine.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

The $A B$ 'register, eight bits wide, forms the address of the peripheral that is to be accessed. The $A B$ register is a special case register. It cannot be directly addressed by the Wang. To store data into the $A B$, data must pass through the $K$ register.

Two status registers, each 8 bits wide are available. The SH register connotes to the Wang hardware status information. The SL register is used for software status as well as Data Memory bank selection. A more detailed breakdown of the functions of the $S H$ and $S L$ registers is available in section 1.2

32 Auxiliary registers (AR) of 16 bits each are available for general storage of pointers, counts and TS data. These 32 registers are what helps the Wang be so fast. Data can be transferred into and out of these $A R$ registers only through the $P H-P L$ register pair.

The system also contains a "stack" which is primarily used to hold the return address of routines using the Jump to Subroutine instructions. 192 eight bit words are available for the stack. This permits a nesting level of 96 items ( 16 bits wide) that can be placed into the stack.

Copyright 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Waris 2zo0 Machine Instruction Set


## Auxiliary Rejisters



| ! ----! | !----! |  | ! -----! |
| :---: | :---: | :---: | :---: |
| ! K ! | ! DUM ! | Special purpose | ! AB ! |
| $!$ ! | $!\quad!$ |  | ! |

Programming Model for Wang 2200 series
1.2 Status register SL description

The $S L$ register is an eight bit register used to select banks of Data memory, as well as provide software status to the program.

Register layout:
76543210
$000 \mathrm{x} x \mathrm{x} x \mathrm{x}$ Select First 64 K Bank
$010 \times x \times x \times$ Select Second $64 k$ Bank
$100 \mathrm{x} x \mathrm{x} x \mathrm{x}$ Select Third 64 k Bank
$110 \mathrm{x} x \mathrm{x} x \mathrm{x}$ Select Fourth $64 k$ Bank
$001 \mathrm{x} x \mathrm{x} x \mathrm{x}$ Select Fifth $64 k \operatorname{Bank}$
$011 \mathrm{x} x \mathrm{x} x \mathrm{x}$ Select Sixth $64 k$ Bank
$101 \times x \times x \times$ Select Seventh $64 k$ Bank
$111 \times x \times x \times \operatorname{select}$ Eight $64 k$ Bank
$x \times x \times x \times 00 \quad$ Atomize Pass
$x \times x \times x \times 01$ Assign Variables Pass
$x \times x \times x \times 10$ Execution Phase Pass
Partitions cannot overlap banks because there is no direct connection between the PHPL register pair and the SL register Bank selection bits. Software solutions to this problem become quite unwieldly. Therefore, unless Wang announces a new 2200 computer, the 65 K limitation holds.

Global memory is done by accessing any location below $\$ 2000$ to Bank 0. Therefore, no matter what bank you are in, accessing below $\$ 2000$ switches you to Bank 0 for that cycle.

Because they actually remove that memory (Logically, not Physically) from every memory bank, larger Global memory would mean smaller partition memory!

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

### 1.3 Hardware Status register (SH)

The primary hardware status register is the SH register. Consisting of eight bits, it can be read or written to.

76543210


The computer makes the bus not available for input data from the IO devices by clearing bit $1, C P b-$. When the computer wants data, it sets $C P b$ - to a 1 . The external device seeing this, places data on the Computers IB (Input Bus) and asserts IBS-, which in turn, resets the $C P b$ - line, removing the request from the line.

Those of you familiar with the structure of the $\$ G I O$ statements will remember that ENDI is a special termination for some commands. IB9- is the hardware derivative of ENDI- and sets bit 2 of the status register.

The READY-/BUSY line is the result of reading the RDY- or RBline from the Wang IO bus. Remember that the 2200 is a polled IO machine, and has no hardware interrupt structure.

The DMPI- bit prevents the 2200 hardware from taking an automatic vector if an Parity Error Data Memory signal is received. In general, this bit is used by the diagnostics, for obvious reasons, and by initialization routines to size memory.

Copyright © 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Almost all minicomputers execute one complete instruction by fetching from memory and executing in timing cycles the functions necessary to perform the requested function.

In most minicomputers, the instruction word fetched is a multiple byte word, and is referred to as an instruction word. The size of the instruction word for the Wang $2200 \mathrm{VP} / \mathrm{MVP}$ system is 24 bits, or three bytes wide. However, not all of that word has functional meaning.

### 2.1 Parity Bit

The most significant bit of the instruction, 2!23, takes on the meaning of Parity. That is, any instruction that is fetched from Control Memory must contain the Parity bit set or reset such that the summation of all one bits results in ODD parity. If the instruction is fetched with EVEN parity, the system will vector to an hardware address as an error, and report that to the system console.

However, if Control memory is used as a data area, Parity is never checked when read. Therefore the whole three bytes of the instruction word may be used for data.

Parity must be formed by the user when the instruction is written initially into Control memory. The Wang 2200 does not generate the Parity when it writes, so it is possible for the user to write incorrect parity without noticing it. When that incorrect parity word is executed, an PECM error will occur.

When writing code using the Computer Concepts Corporation Assembler, the Assembler will automatically calculate and insert correct Parity into the instruction word. We cannot stress the importance of remembering that parity is generated by the user, not by Wang.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation
2.2 Classes of Instructions

In general, the following classes of instructions are available:
1: Branch
2: Masked Branch
3: Valued Branch
4: Register Comparison Branch
5: Register ALU
6: Immediate Data ALU
7: Peripheral Control
8: Load Data Memory Pointer
9: Stack Manipulation
The mnenomics that were assigned to the instruction was done only after research showed that the mnemonic would conform to Wang code. However, we must state that the mnemonics assigned are in part arbitrarily named due in part to the authors past experience, and in general, fit the role or function of other similar computers.

To a lesser extent, bits 2.22 and bits 2121 of the instruction are used to define family classes. This is true, but we took the liberty of breaking down the instructions within even these limits to facilitate our understanding of them.

### 2.2.1 Branch Instructions

The unconditional branching of program flow is performed by this series of instruction words. A Jump, (JMP) and Jump to Subroutine (JSR) instruction allows the computer to any one of 65536 locations in Control memory. As a general background note, the system will execute all instruction words in cycles of 600 nanoseconds while in RAM control memory, while executing the same instructions in $P R O M$ control memory at 1.2 microseconds. This mode is called half-speed and is used only for the convenience of older Proms' with slower access times.

A general format of the literal branch instructions is:

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 1 | 0 | 1 | $v$ | 1 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $y$ | $y$ | $y$ | $y$ | $y$ | $y$ | 0 | 0 |

Where $P=$ Parity Bit (Odd Parity)
$x=L S D$ of Address
$y=$ MSD of Address
$v=$ Type of Branch
$0=J u m p$ to Subroutine $\quad 1=J u m p$

Copyright e 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

### 2.2.2 Masked Branch Instructions

Branching based upon the condition of individual bit structures in the registers, these instructions can selectively branch or not branch. Since a good part of the instruction is used up to decide whether or not to branch, the range that they can branch is limited to 1024 word pages or "maps". The words "pages" or "maps" are interchangeable, and both have the same meaning in the minicomputer world.

A general format for the masked branch instructions are:

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hdashline & 1 & 1 & 0 & & f & & x & x & x & x & x & x & x & x & x & x & C & c & c & C & B & B & B
\end{array}
$$

Where: $p=$ Parity Bit (Odd Parity)
$x=$ Location in current Page to branch to
$c=$ Bits to Mask for test
$B=$ Register to test (See Table 2 in Appendix)
ff $=$ Type of Function
Note that in general, the rightmost four bits of this instruction will specify a code that determines which register, called the $B$ register selection, will be used for the test. If the value of the bits are below 8 , they refer directly to the General registers, RO thru $R 7$. If the number is greater than 7 , the charts at Appendix i, Table 2 must be used. The contents of these registers are always "gated" to the ALU.

The following instructions belong to this family:

| 00 BTL | Branch if Masked Bits True, Low Nibble |
| :--- | :--- |
| 01 BTH | Branch if Masked Bits True, High Nibble |
| 10 BFL | Branch if Masked Bits False, Low Nibble |
| Il BFH | Branch if Masked Bits False, High Nibble |

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

### 2.2.3 Valued Branch Instructions

Conditional branching based upon the comparison of a constant against a selected registers are performed by these instructions. Since a good part of the instruction is used up to decide whether or not to branch, the range that they can branch is limited to 1024 word pages or "maps". The words "pages" or "maps" are interchangeable, and both have the same meaning in the minicomputer world.

A general format for the Valued Branch instructions are:

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline p & 1 & 1 & 1 & f & f & x & x & x & x & x & x & x & x & x & x & C & C & C & C & B & B & B & B
\end{array}
$$

Where: $p$ = Parity Bit (Odd Parity)
$x=$ Location in current Page to branch to
$c=$ Constant to test against
$B=$ Register to test (See Table 2 in Appendix)
ff $=$ Type of Function
Note that in general, the right most four bits of this instruction will specify a code that determines which register, called the $B$ register selection, will be used for the test. If the value of the bits are below 8, they refer directly to the General registers, RO thru R7. If the number is greater than 7 , the charts at Appendix i, Table 2 must be used. The contents of these registers are always "gated" to the $A L U$.

The following instructions belong to this family:

| 00 BEL | Branch if low nibble equals Constant |
| :--- | :--- |
| 01 BEH | Branch if high nibble equals Constant |
| 10 BNL | Branch if low nibble not equal to Constant |
| 11 BNH | Branch if high nibble not equal to Constant |

Copyright © 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

### 2.2.4 Register Comparison Branch Instructions

Conditional branching based upon the comparison of two General registers with each other is performed by these instructions. Since a good part of the instruction is used up to decide whether or not to branch, the range that they can branch is limited to 1024 word pages or "maps". The words "pages" or "maps" are interchangeable, and both have the same meaning in the minicomputer world.

A general format for the Register Comparison Branch instructions are:

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 1 | 0 | $f$ | $f$ | $f$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

```
Where: p = Parity Bit (Odd Parity)
```

$x=$ Location in current Page (map) to branch to
A = Register A Select (See Table 1 in Appendix)
$B=$ Register $B$ Select (See Table 2 in Appendix)
ff $=$ Type of Function

Note that in general, the right most four bits of this instruction will specify a code that determines which register, called the $B$ register selection, will be used for the test. If the value of the bits are below 8, they refer directly to the General registers, RO thru R7. If the number is greater than 7 , the charts at Appendix i, Table 2 must be used. The contents of these registers are always "gated" to the ALU.

The following instructions belong to this family:

```
000 BLR Branch if Register A less than Register B (A < B )
0 0 1 ~ B L R X ~ B r a n c h ~ i f ~ R e g i s t e r ~ A + 1 , A ~ l e s s ~ t h a n ~
    Register B+1,B (16 bit comparison)
010 BLER Branch if Register A less than or equal
    to Register B ( A (= B )
Oll BLEX Branch if Register A+1,A less than or equal
    Register B+1,B (16 bit comparison)
100 BER Branch if Register A equals Register B ( }A=B\mathrm{ )
110 BNR Branch if Register A not equal to Register B ( A (\ B)
100 BEZ Branch if Register A equals Zero (Modification of BER)
110 BNZ Branch if Register A not equal to zero.
```

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

### 2.2.5 Register $A L U$

The Arithmetic Logic Unit of the computer is usually the "brains" of the system. All mathametical data to be added, subtracted, anded, inclusive ored or any of the 16 possible Boolean functions must be processed by this ALU.

The Register ALU series of instructions permits two selected registers to be manipulated, and the result of this manipulation to be sent to another, called the destination register.

In general, we can select a Source A register, acted upon by a Source $B$ register, and the result sent to a Destination register. The operation to be performed can be Decimal ADDs, Subtracts, binary Multiplies, ANDS, Exclusive ORs and several other functions to be outlined later.

```
2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
```



```
-----------------------------------------------------------
pOOa a avO x xmm d d d d A A A A B B B B
```

```
Where P = Parity Bit (Odd Parity)
    m = Data Memory Control (See table 4)
    aaa = ALU Operation
    A = Source Register A (See table 1)
    B = Source Register B (See table 2)
    d = Destination register (See table 3)
    v = Extended Math Flag (16 bit) if = 1
    xx = Carry flag controls
```

1514 Carry Control
0 Normal No effect
01 Shift Decimal Character (SDC - In place of first 4 ALU
instructions)
10 Clear Carry First (Not on ALU =7) CC
11 Set Carry first (Not on $12 U=7$ ) CS

The following table outlines the functions available for the register instructions ALU:

ALU Codes Function

| 0 | 0 | 0 | $O R$ | OR the contents of $B$ with $A$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | $X O R$ | Exclusive OR the Contents of $B$ with $A$ |
| 0 | 1 | 0 | $A N D$ | Logical AND of B with $A$ |
| 0 | 1 | 1 | SBC | Binary Subtract with Carry, $A-B$ |
| 1 | 0 | 0 | $D A C$ | Decimal Add with Carry |
| 1 | 0 | 1 | DSC | Decimal Subract with Carry, A - B |
| 1 | 1 | 0 | $A D C$ | Binary Add with Carry |
| 1 | 1 | 1 | MUL | Multiply two 4 bit values |

Copyright e 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

```
Multiply is similar to the Immediate register multiply. Bits 14
and l5 of the instruction determine which two nibbles will be
multiplied:
\(15 \quad 14\) Function
\(00 \quad\) Multiply Lower \(B\) by Lower \(A \quad A L B L\)
01 Multiply Lower \(B\) by Upper A AHBL
\(10 \quad\) Multiply Upper \(B\) by Lower \(A \quad A L B H\)
11 Multiply Upper B by Upper A AHBH
The Shift Decimal Character (SDC) instruction permits the manipulation of nibbles between Register \(A\) and Register \(B\), as well as permitting a nibble shift. Bits 18 and 19 determine the shift status:
\begin{tabular}{lll}
18 & 19 & Function \\
0 & 0 & \begin{tabular}{l} 
B Lower 4 ORED A lower 4 \\
MSN)
\end{tabular} \\
0 & 1 & B lower 4 ORED A upper 4 \\
1 & 0 & B upper 4 ORED A lower 4 \\
1 & 1 & B upper 4 ORED A upper 4
\end{tabular}
```

Most of the instructions are self explanatory, but the DSC and the SBC should be outlined in more detail. The below examples goes through enough iterations of the instructions to be understood by most:

```
Original R2 = 00, R3 = 33
94C22F DSC R2&R2,00 ,CS R2=99, Carry = 1
94C22F DSC R2< R2,00 ,CS R2 = 98, Carry = 0
94C223 DSC R2<R2,R3 ,CS R2 = 64, Carry = 0
148223 DSC R2&R2,R3 ,CC R2 = 31, Carry = 0
148223 DSC R2<R2,R3 ,CC R2 = 98, Carry = 1
```

Note that the Carry flag is actually a value to be subtracted from the registers. In the next examples, the Carry bits complemented value is used.

Original $R 2=00, R 3=33$

```
8CC22F SBC R2<R2,00 ,CS R2 = 00, Carry = 1
OC822F SBC R2<R2,00 ,CC R2 = FF, Carry = 0 (See!)
8CC223 SBC R2<R2,R3 ,CS R2 = CC, Carry = 1
OC8223 SBC R2<R2,R3 ,CC R2 = 98, Carry = 1
8CC223 SBC R2<R2,R3 ,CS R2=65, Carry = 1
```

The above examples show us that we must be careful of what the carry is set too. Different instructions utilize it in a different manner than one would suspect.

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

### 2.2.6 Immediate Data ALU

This is very similar to the Register ALU instructions. The Source $A$ register however is not present, and immediate data is supplied instead. Since changing of Control Memory once program execution is started is frowned upon, the immediate data is referred to as a constant, and allows us to subtract, add or perform boolean arithmetic on the Source $B$ register and send the result to the Destination register.

This grouping of instructions allows the system to perform eight (8) different mathematical operations using a constant and a selected register. The result of this operation may be then stored into the same or a different register.

Data memory may be either read or written to at the same time that AUU operations are taking place. That is, the result of the operation is made available to be written to memory immediately. If data is being read from memory, it is transparent to this instruction.

```
2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0
3 211400 9 8 7 6 5 5 4 3 2 1 1 0 9 8 7 7 6 5 4 4 3 2 1 0
----------------------------------------------------
```

Where $\quad P=$ Parity Bit (Odd Parity)
aaa $=A L U$ operation to perform (See following Page)
iii $=$ High Nibble of Constant
III = Low Nibble of Constant
$m=$ Data Memory Control (See table 4)
$B=$ Source Register $B$ gating (See Table 2)
$d=$ Destination Register C (See Table 3)

Data can be written to memory by enabling the m bits, Data memory control. The data that is to be written is the result of the mathematical operation. The register referred to as DUM is in effect a null register. Any output of the ALU's will be stored here. Only from this register may memory be written to.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

The following table outlines the functions available for the Immediate instructions:

ALU Codes (aaa) Function

| 0 | 0 | 0 | IOR <br> SET | OR the Contents of $B$ with a Constant <br> If Constant $=00$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | IXOR | ExClusive OR the contents of B with <br> a Constant |
| 0 | 1 | 0 | $I A N D$ | LOgical AND the Contents of B |
| 0 | 1 | 1 | $I A D D$ | ADD without Carry, Binary |
| 1 | 0 | 0 | IDAC | Decimal Add with Carry |
| 1 | 0 | 1 | IDSC | Decimal Subtract with Carry |
| 1 | 1 | 0 | IADC | Binary Add with Carry |
| 1 | 1 | 1 | INUL | Multiply two 4 bit nibbles |

Throughout the Wang assembly code, the IOR instruction with $\$ 00$ immediate data is used to load a register. Because of this, the following may be viewed as two different mnemonics:

```
I.E. 214E2F IOR K< $52,$00
    ...or SET K< $52
```

The latter looks better, and requires no operation to understand Further note that all Immediate instructions are prefaced with an I code to identify themselves apart from the Register instructions
I.E. 2BC2FO IAND R2< $\$ F O, R O$

Loads the Register \#2 with the contents of Register \#O logically "anded" by the constant $\$ F 0$.

A Multiply instruction deserves further clarification. Bit 15 of the instruction determine which nibble, high or low, of the byte are going to be multiplied.

Function

0
1


Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

The Wang 2200 has only one real Peripheral control instruction. This instruction is called the CIO and is used to send strobes to the peripheral IO bus. Refer to the CIO instruction sheet for more detailed operation.

Other than the diagnostics, we have found that this is probably the least used of all instructions.
2.2.8 Load Data Memory Pointer

Called the LPI instruction, the system allows the programmer to directly access the $P H-P L$ registers as one 16 bit value. The PH-PL pair, as previously brought out, points to the address to be written to or read from Data memory. Facilities are enabled in the instruction to clear memory locations without using any of the general registers. Refer to data sheet for the LPI for more detailed information.

### 2.2.9 Stack and Auxiliary Register Manipulations

The Wang 2200 computer contains 256 bytes of fast random access memory that is used for storage of stack data and for the 32 Auxiliary registers (AR) of 16 bits each. The $A R$ registers form handy pointers to contain temporary data for usage during instruction execution without taking up room in data or control memory. The stack area serves as both a nesting place for subroutine calls, as well as holding temporary data. The author believes that the $A R$ registers are vestigal artifacts from the structure of the 'T' machine series.

Imbedded among these instructions is the subroutine return instruction. It is of special note that it is located among this group. The Return instruction has the special characteristic of being the only instruction that can read or write to control Memory. Because of the amount of time required to execute this instruction, Control Memory is rarely used for storage of variable data during program execution.

### 2.2.9.1 Auxiliary Register Manipulation

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hdashline p & 0 & 0 & 0 & f & f & f & 1 & 1 & c & m & m & X & C & c & r & r & r & I & r & B & B & B & B
\end{array}
$$

```
Where P = Parity Bit (Odd Parity)
    c = P register Control (See Table this section)
    f=Function
    m = Data Memory Control (See Table 4)
    I = AR register (00 to LF)
    B = B Register Selection
    X = Don't Care
```

Where $f$ is as follows:

| 0 | 0 | 0 | $T P A$ | Transfer $P H-P L$ to selected $A R$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | $X P A$ | Exchange current $P H-P L$ with selected $A R$ |
| 1 | 0 | 1 | $T A P$ | Transfer selected $A R$ to $P H-P L$ |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

The $P$ E-PL register pair is used as an index register through data memory. By means of bits 14,10 and 9 of the instruction, the PH-PL pair may be incremented or decremented prior to storage in a selected $A R$ or pushed to the stack.

Bit 14109

| 0 | 0 | 0 | $N o$ | Effect |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | +1 | to (PHPL) then store - PH-PL not affected |
| 0 | 1 | 0 | +2 |  |
| 0 | 1 | 1 | +3 |  |
| 1 | 0 | 0 | No Effect |  |
| 1 | 0 | 1 | -1 | to (PHPL) then store - PH-PL not affected |
| 1 | 1 | 0 | -2 | to (PHPL) then store - PH-PL not affected |
| 1 | 1 | 1 | -3 | to (PHPL) then store - PH-PL not affected |

In all the above cases, the PHPL pair are first transferred to an intermediate register where the actual increment or decrement takes place. The real contents of the PHPL pair are never affected except in the XPA instruction.
I.E. O3A00F XPA AR 00

Transfers the contents of the PHPL pair to register $A R 00$, and at the same time, transfers the contents of AR 00 to PHPL.

Data memory may be read or written to by this instruction as well. The $B$ register gating is only effective for the write operation.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS

### 2.2.9.2 Stack Manipulation Instructions

The stack manipulation instructions allows the data to be placed (Pushed) onto the stack, and taken (Popped) from the stack. The address counters of the stack are transparent to both the user and the machine language. These counters are automatically incremented and decremented for every Push or Pop operation.

```
2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
3 21100 9 8 7 6 5 4 4 3 2 1 0 9 8 7 7 6 5 4 4 3 2 1 0
--------------------------------------------------------
pOOO EfE1 l cmm X C C O O O O O O B B B B
    000 01 O 1 1 xmm X x x 0 0 0 0 0 B B B B
```

Where $P=$ Parity Bit (Odd Parity)
$\mathbf{x}=P$ register control (TPS only Refer to previous section
$m=$ Data memory Control (See Table 4)
$c=$ Control Memory Functions (Only during the RTS
instruction - See Table 5)
$B=B$ Register Selection (See Table 2)
$X=$ Don't Care

## Functions

| 0 | 1 | 0 | $T P S$ | Transfer PHPL registers to stack |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | $T S P$ | Transfer contents of stack to PHPL registers |
| 0 | 1 | 1 | $R T S$ | Return from Subroutine |

The RTS instruction is the only instruction that is not as straight forward as it would appear to be. This instruction is the only one that may Read or Write to Control Memory. When an RCM (Read Control Memory) or WCM (Write Control Memory) operation is requested, the system executes what is called a LOP, or Long Operation. A LOP causes the stack to be popped twice, and the resultant data sent to the Control Memory Address Register. The Read or Write operation is performed, and in the case of a Read operation the data goes to the $K, P H$ and $P L$ register. The MSB is in $K$, while the LSB is in PL. If the operation has been a Write operation, the $K$ register, $P H$ and $P L$ registers would be sent to the $C M$ module and written. Note that the design of the hardware requires that the $K$ register must be l's complemented prior to writing.

### 3.0 Data Memory Read and Write features

Remember that the Wang computer is a semi-pipelined machine. As such, some of the features may seem strange to those not accustomed to this type of computer. However, the advantages of the pipeline machine are such that data may be pre-fetched from memory for use by an instruction further down the flow.

Under no circumstance may the contents of Data memory be read for use by the current instruction. This would require "wait" states, that would be against the concept set by Wang. However, we can read data memory during the course of an instruction, and use the results later on.

Other than the Jump, Branch and Subroutine calls, all instructions have two bits that determine what Data memory functions are to be performed. These bits, bit 13 and 12, are decoded as follows:
$13 \quad 12$

| 0 | 0 | No Data Memory Operation is to be perfromed |  |
| :--- | :--- | :--- | :--- |
| 0 | 1 | ,RD | Read Contents of Data Memory |
| 1 | 0 | ,W1 | Write byte at current PHPL |
| 1 | 1 | ,W2 | Write byte at current PHPL XOR 1 |

Except for the LPI instruction, whenever a Data memory operation is encountered, the CURRENT position of the PHPL pair is used to form the address to READ or to WRITE to.

Essentially, the contents of the PHPL pair is sent to the memory and latched there prior to the math operation. Therefore, if the contents of the PHPL pair were 0900, and the following instruction was issued:
$S E T \quad P L<\$ 50, R D$

The data at location 0900 would be read, not the data at 0950 as one may assume. As stated before, the only exception to this is the LPI instruction, which acts on the PHPL prior to the memory read. Therefore, if the PHPL pair was set to 0900, and the following instruction was issued: LPI $\$ 0950, R D$

The data at location 0950 would be read.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Now where does this data go? When read, the data will be available on the next instruction cycle in the CH CL pair. These two registers form the 16 bits of the Data memory location accessed. If the PHPL pair was an aven number, the read command would result in the "high" byte to be placed in the CH register, while the "low" byte would be placed in the CL register.

If the PHPL were odd, then the "High" byte gets placed into the $C L$ register, while the "low" byte gets placed into the $C H$ register. If not confused by now, let me further muddle your mind by stating simply that the BYTE pointed to by the PHPL pair will be placed into the $C H$ register, while the opposite byte gets placed into the CL register. The reason for this is that the PHPL pair addresses 16 bit words, and cannot do two reads from Data memory.

Assume that the following data is in location 0542 and the following instructions are issued:

PHPL $=0542$ Data at $0542=1234$
$S E T$ RO<O,RD

CH would contain $12, \quad C L$ would contain 34
PHPL $=0543$ Data at $0542=1234$

SET RO< $0, R D$

CH would contain $34, \quad C L$ would contain 12

The ability to perform these types of reads may seem dubious at first, but it sure does simplify operations such as shifts of data.

Copyright © 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

Writing to Data memory follows the same basic rules. However, note that a READ operation is performed, even though a write operation will be requested. This type of operation is called a READ-MODIFY-WRITE operation.

If the ,W1 option was chosen, the RESULT of the mathametical operation is sent to the memory at the current position of the PHPL pair.

If the ,W2 option was chosen, the RESULT of the operation is sent to the memory location opposite to the PHPL pair. That is, if the PHPL pair was Even, the Odd byte gets written. If the PHPL pair was Odd, the Even byte location will be written to.

```
PHPL = 0542 Contents of 0542 = 1234
```

    SET RO < \(\$ 53\),W1
    The new contents of 0542 would be 5334
    IAND R2<\$12,R0,W2
    The new contents of 0542 would be 5312
    PHPL $=0543$ Contents of $0542=5312$
IADD RO < $\$ 20, R 0$,W1
The new contents of 0542 would be 5373
IOR R2 $2 \$ F O, R O$,W2
The new contents of 0542 would be F373

The $A R$ and stack registers may also perform Read/Write operations. However, since no math is performed by them, the contents of the select $B$ register is used as Data to be sent during a write operation:

TPA AR OO ,W1,R5
Would result in the $R 5$ register to be written at the current $10-$ cation pointed to by the PHPL register.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

All write operations take place through the DUM register. Actually, this register is used to hold the result of any math operation as well. Therefore, we can write to memory, without altering any registers, by specifying the DUM register as the destination:

```
SET DUM < $55 ,W1
XOR DUM < CH+,RO ,W2
```

The only exception this rule is again, the LPI instruction. As specified in the data sheet for this instruction, the issuance of any Write command results in the clearing of that byte:

| LPI | $\$ 0542$, W1 | Clears location 0542 to Zero |
| :--- | :--- | :--- | :--- |
| LPI | $\$ 0542$, W2 | Clears location 0543 to Zero |
| LPI | $\$ 0543$, W1 | Clears location 0543 to Zero |
| LPI | $\$ 0543$, W2 | Clears location 0542 to Zero |

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

ADC (Binary Add with Carry)
Family Type: Register $A L U$

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hdashline p & 0 & 0 & 1 & 1 & 0 & 0 & 0 & x & x & m & m & d & d & d & d & A & A & A & A & B & B & B & B
\end{array}
$$

```
Where }P= Parity Bit (Odd Parity)
    m = Data Memory Control (See table 4)
    A = Source Register A (See table 1)
    B = Source Register B (See table 2)
    d = Destination register (See table 3)
    xx = Carry flag controls
```

1514 Carry Control
00 Normal, Initial Carry State not affected
01 Normal, Initial Carry State not affected
10 Clear Carry First ,CC
11 Set Carry first ,CS

The following table outlines the results returned for various constants using the ADC instruction


Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

ADCX (Binary Add with carry 16 bit)
Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 1 | 1 | 0 | 1 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
$x x=C a r r y$ flag controls
1514 Carry Control
0 Normal, Initial Carry State not affected
01 Normal, Initial Carry State not affected
10 Clear Carry First , CC
11 Set Carry first , CS
The following table outlines the results returned for various constants using the $A D C X$ instruction

| $9 A 8402$ | $A D C X$ | $R 4<R O, R 2$ | ,$C C$ |
| :--- | :--- | :--- | :--- |
| IAC402 | $A D C X$ | $R 4<R O, R 2$ | ,$C S$ |



Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

## AND (Logical AND registers)

Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| -1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
$x x=$ Carry flag controls

## 1514 Carry Control

0 Normal, Initial Carry State not affected
0. 1 Not Permitted (See SDC, SDCX makeups)

10 Clear Carry First , CC
11 Set Carry first , 1.
The following table outlines the results returned for various constants using the AND instruction

| $!$ |  | $!$ |  | ! Result |  |  |  | $!$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $!$ | RO | $!$ | R1 | $!$ | R2 | 1 | Carr |  |
| $!$ | 00 | $!$ | 00 | ! | 00 | - | 0 |  |
| $!$ | 00 | ! | 01 | $!$ | 00 | $!$ | 0 | $!$ |
| $!$ | 01 | ! | 00 | . | 00 | $!$ | 0 | $!$ |
| $!$ | 55 | $!$ | 55 | $!$ | 55 | $!$ | 0 | $!$ |
| $!$ | AA | ! | AA | $!$ | AA | $!$ | 0 | ! |
| ! | 80 | ! | 01 | ! | 00 | $!$ | 0 | ! |
| $!$ | 80 | ! | FF | ! | 80 | $!$ | 0 | $!$ |
| $!$ | 12 | ! | 34 | $!$ | 10 | $!$ | 0 | $!$ |
| ! | 56 | $!$ | 78 | $!$ | 50 | $!$ | 0 | - |
| ! | 9A | ! | $B C$ | ! | 98 | $!$ | 0 | ! |
| $!$ | FO | $!$ | $D E$ | $!$ | DO | $!$ | 0 | $!$ |
| $!$ | 02 | $!$ | FF | $!$ | 02 | $!$ | 0 | - |
| $!$ | FF | , | FF | ! | FF | ! | 0 |  |

888201 AND R2 < RO,R1 ,CC

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

ANDX (Logical AND registers 16 bit)
Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
d = Destination register (See table 3) $x x=$ Carry flag controls

1514 Carry Control
00 Normal, Initial Carry State not affected
01 Not Permitted (See SDC, SDCX makeups)
10 Clear Carry First ,CC
11 Set Carry first , CS
The following table outlines the results returned for various constants using the ANDX instruction


Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

BEH (Branch if Equal, High nibble)
Family Type: Valued Branch

```
    2121212 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
    3 2 1 0 9 8 7 6 5 4 4 3 2 1 1 0 9 8 7 7 6 5 4 4 3 2 1 0
    p1111 O 1 x x m x x x x x x x C C C C C C B B B B
Where: P = Parity Bit (Odd Parity)
    x = Map location to Branch to
    Ef-Fumotion tomperform
    C = Constant to compare Register against
    B = B Register to test. (See Table 2 in the Appendix)
    Direct mathematical comparisons of an immediate 4 bit nibble
        with any of the }16\mathrm{ registers is performed by this
        instruction. As with the previous Masked instructions, any
        location within the }1024\mathrm{ map can be branched to.
    I.E. Test program in memory:
        $ORG $6000
6000 740332 BEH $03,R2 $6003
6 0 0 1 ~ A 0 0 0 1 F ~ S E T ~ R O ~ < ~ \$ 0 1 ~ N o t ~ T a k e n ~
6002 DC0050 JMP $5000
6003 20000F SET RO < $00 Branch Taken
6004 DC0050 JMP $5000
Branch will be taken if nibble is equal to \(3 x\)
```

Copyright e 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

BEL (Branch if Equal, Low nibble)
Family Type: Valued Branch

```
2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
3 21100498176 5 4 3 2 2 1 0 9
pllllllllllllllllllllllll
Where: }P=\mathrm{ Parity Bit (Odd Parity)
x = Map location to Branch to
Ef-mTurctior to perfown
C = Constant to compare Register against
B = B Register to test. (See Table 2 in the Appendix)
Direct mathematical comparisons of an immediate 4 bit nibble with any of the 16 registers is performed by this instruction. As with the previous Masked instructions, any location within the 1024 map can be branched to.
I.E. Test program in memory:
\$ORG \(\$ 6000\)
\begin{tabular}{lllll}
6000 & \(F 00352\) & BEL & \(\$ 05, R 2 \$ 6003\) & \\
6001 & \(A 0001 F\) & \(S E T\) & \(R 0<\$ 01\) & Not Taken \\
6002 & \(D C 0050\) & \(J M P\) & \(\$ 5000\) & \\
6003 & \(20000 F\) & \(S E T\) & \(R 0<\$ 00\) & Branch Taken \\
6004 & \(D C 0050\) & \(J M P\) & \(\$ 5000\) &
\end{tabular}
Branch will be taken if nibble is equal to \(\times 5\)
```


## BER (Branch if $A=B)$

Family Type: Register Comparison Branch

```
212212 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0
```




```
Where: \(\quad p=\) Parity Bit (Odd Parity)
x = Address in map to branch to
A = Register Selection A (See table l in the Appendix)
B = Register Selection B (See table 2 in the Appendix)
Facilities are included, within the Wang CPU, to test the value of all 8 bits, and sometimes 16 bits with another Register.
```

Examples of this instruction and whether or not the Branch will be taken follows below:


Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

BEZ (Branch if $A=$ Zero ( 0 )
Family Type: Register Comparison Branch

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | -1 | 0 | 1 | 0 | 0 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $A$ | $A$ | $A$ | $A$ | 1 | 1 | 1 | 1 |

Where: $\quad p=$ Parity Bit (Odd Parity)
$x=A d d r e s s$ in map to branch to
$A=$ Register Selection $A$ (See table 1 in the Appendix)
This Branch instruction is syntacally the same as the $B E R$ instruction, with the $B$ register gating bits set to the constant zero. This format allows a clearer understanding of the flow of a program.

Examples of this instruction and whether or not the Branch will be taken follows below:

| $!$ | $R 3$ | $!$ | Branch | $!$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $!$ |  | $!$ | Yes | $!$ | $N o$ |
| $!$ | 00 | $!$ | $X$ | $!$ |  |
| $!$ | 01 | $!$ |  | $!$ | $X$ |
| $!$ | 10 | $!$ |  | $!$ | $X$ |
| $!$ | 80 | $!$ |  | $!$ | $X$ |
| $!$ | 80 | $!$ |  | $!$ | $X$ |
| $!$ | 02 | $!$ |  | $!$ | $X$ |
| $!$ | $F F$ | $!$ |  | $!$ | $X$ |
| $!$ | $D E$ | $!$ |  | $!$ | $X$ |

D20D3F BEZ R3 TEST

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

BFH (Branch if Bits False, High nibble)
Family Type: Masked Branch

```
    2}22122%\mp@code{1
    3 21100 9 8 7 6 5 4 4 3 2 1 1 0 9
    pllllllllllllllllllllllllll
Where: p = Parity Bit (Odd Parity)
    x = Location in current Page to branch to
    C = Bits to Mask for test
    B = Register to test (See Table 2 in Appendix)
This instruction implies that a "mask" of the contents of the selected \(B\) register is performed. The original contents of the register are not touched. Only those bits set to one in the 'c' field of the instruction are evaluated.
The bits masked in the high nibble of the selected register are evaluated. If all the masked bits are False, that is low, the branch is taken. If any of the masked bits are True, or high, the branch is not taken.
The branch, if taken, can only traverse a Range of 1024 decimal locations from the Base Page or Map. The computer may not cross a map or page boundary with a taken Branch.
I.E. Test program in memory:
\(\$\) ORG \(\$ 6000\)
\begin{tabular}{lllll}
6000 & \(6 C 0352\) & \(B F H\) & \(\$ 05, R 2\) & \(\$ 6003\)
\end{tabular}
Branch will be taken if nibbles are \(0 x, 2 x, 8 x\) or \(A x\).
```

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

BFL (Branch if Bits False, Low nibble)
Family Type: Masked Branch

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & 1 & 1 & 0 & 1 & 0 & x & x & x & x & x & x & x & x & x & x & C & C & C & C & B & B & B & B
\end{array}
$$

Where: $p=$ Parity Bit (Odd Parity)
$x=$ Location in current Page to branch to
$C=$ Bits to Mask for test
$B=$ Register to test (See Table 2 in Appendix)
This instruction implies that a "mask" of the contents of the selected $B$ register is performed. The original contents of the register are not touched. Only those bits set to one in the 'c' field of the instruction are evaluated.

The bits masked in the low nibble of the selected register are evaluated. If all the masked bits are False, that is low, the branch is taken. If any of the masked bits are True, or high, the branch is not taken.

The branch, if taken, can only traverse a Range of 1024 decimal locations from the Base Page or Map. The computer may not cross a map or page boundary with a taken Branch.
I.E. Test program in memory:
$\$ O R G \quad \$ 6000$
6000 E80332 BFL $\$ 03, R 2$ \$6003
6001 A0001F SET RO $\$ 01$ Not Taken
6002 DC0050 JMP $\$ 5000$
6003 20000F SET RO < $\$ 00$ Branch Taken
6004 DC0050 JMP $\$ 5000$
Branch will be taken if nibbles are $x 0, x 4, x 8$ or $x C$.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation
$B L E R$ (Branch if $A<=B$ )
Family Type: Register Comparison Branch

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 1 | 0 | 0 | 1 | 0 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where: $\quad p=$ Parity Bit (Odd Parity)
$\mathrm{x}=$ Address in map to branch to
$A=$ Register Selection $A$ (See table 1 in the Appendix)
$B=$ Register Selection $B$ (See table 2 in the Appendix)
Facilities are included, within the Wang CPU, to test the value of all 8 bits, and sometimes 16 bits with another Register.

Examples of this instruction and whether or not the Branch will be taken follows below:


Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Register Comparison Branch

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 1 | 0 | 0 | 1 | 1 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where: $\quad p=$ Parity Bit (Odd Parity)
$x$ =Address in map to branch to
$A=$ Register Selection $A$ (See table 1 in the Appendix)
$B=$ Register Selection $B$ (See table 2 in the Appendix)
Facilities are included, within the Wang CPU, to test the value of all 8 bits, and sometimes 16 bits with another Register.

Examples of this instruction are listed below with the branch conditions:

| $!$ |  |  | $!$ |  |  | $!$ | Branch | $!$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $!$ | $R 3$ | $R 2$ | $!$ | $R 6$ | $R 5$ | $!$ | Yes | $!$ | $N O$ | $!$ |
| $!$ | 00 | 00 | $!$ | 00 | 00 | $!$ | $X$ | $!$ |  | $!$ |
| $!$ | 00 | 01 | $!$ | 00 | 10 | $!$ | $X$ | $!$ |  | $!$ |
| $!$ | 01 | 00 | $!$ | 00 | 10 | $!$ |  | $!$ | $X$ | $!$ |
| $!$ | 00 | 10 | $!$ | 00 | 05 | $!$ |  | $!$ | $X$ | $!$ |
| $!$ | 10 | 00 | $!$ | 05 | 00 | $!$ |  | $!$ | $X$ | $!$ |
| $!$ | 00 | 01 | $!$ | 05 | 00 | $!$ | $X$ | $!$ |  | $!$ |
| $!$ | 80 | $8 F$ | $!$ | 80 | $8 F$ | $!$ | $X$ | $!$ |  | $!$ |
| $!$ | 80 | 00 | $!$ | $8 F$ | 00 | $!$ | $X$ | $!$ |  | $!$ |
| $!$ | 80 | 00 | $!$ | 00 | 02 | $!$ |  | $!$ | $X!$ |  |
| $!$ | 00 | 08 | $!$ | 02 | 00 | $!$ | $X$ | $!$ |  | $!$ |
| $!$ | 02 | 00 | $!$ | 80 | 00 | $!$ | $X$ | $!$ |  | $!$ |
| $!$ | $F F$ | $F F$ | $!$ | 83 | 00 | $!$ |  | $!$ | $X!$ |  |
| $!$ | $D E$ | $D E$ | $!$ | $D E$ | $D E$ | $!$ | $X$ | $!$ |  | $!$ |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation
$B L R$ (Branch if $A<B$ )
Family Type: Register Comparison Branch

$$
\left.\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}\right]
$$

Where: $\quad p=$ Parity Bit (Odd Parity)
$x=A d d r e s s$ in map to branch to
$A=$ Register Selection $A$ (See table 1 in the Appendix)
$B=$ Register Selection $B$ (See table 2 in the Appendix)
Facilities are included, within the Wang CPU, to test the value of all 8 bits, and sometimes 16 bits with another Register.

Examples of this instruction and whether or not the Branch will be taken follows below:


Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

```
BLRX (Branch if A < B 16 bit test)
```

Family Type: Register Comparison Branch

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 1 | 0 | 0 | 0 | 1 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where: $\quad p=$ Parity Bit (Odd Parity)
$x=A d d r e s s$ in map to branch to
$A=$ Register Selection $A$ (See table 1 in the Appendix)
$B=$ Register Selection $B$ (See table 2 in the Appendix)
Facilities are included, within the Wang CPU, to test the value of all 8 bits, and sometimes 16 bits with another Register.

Examples of this instruction are listed below with the branch conditions:

| , |  |  | $!$ |  |  |  | Branch |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $!$ | R3 | R2 | $!$ | R6 | R5 | $!$ | Yes | $!$ | No |  |
| $!$ | 00 | 00 | $!$ | 00 | 00 | ! |  | $!$ |  | $X$ |
| $!$ | 00 | 01 | ! | 00 | 10 | ! | $X$ | ! |  |  |
| $!$ | 01 | 00 | ! | 00 | 10 | $!$ |  | $!$ |  |  |
| $!$ | 00 | 10 | ! | 00 | 05 | $!$ |  | ! |  |  |
| ! | 10 | 00 | ! | 05 | 00 | ! |  | ! |  |  |
| ! | 00 | 01 | ! | 05 | 00 | $!$ | $X$ | ! |  | , |
| ! | 80 | $8 F$ | ! | 80 | $8 F$ | $!$ |  | ! |  | - |
| ! | 80 | 00 | ! | $8 F$ | 00 | ! | $X$ | ! |  |  |
| $!$ | 80 | 00 | ! | 00 | 02 | ! |  | $!$ |  |  |
| $!$ | 00 | 08 | $!$ | 02 | 00 | ! | $X$ | $!$ |  |  |
| ! | 02 | 00 | ! | 80 | 00 | ! | $X$ | $!$ |  | - |
| $!$ | FF | FF | + | 83 | 00 | $!$ |  | $!$ |  | x |
| $!$ | $D E$ | $D E$ | ! | DE | $D E$ | $!$ |  | $!$ |  |  |

461025 BLRX R2,R5 TEST

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

BNH (Branch if Not Equal, High nibble)
Family Type: Valued Branch

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\mathbf{p}$ | 1 | 1 | 1 | 1 | 1 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $C$ | $C$ | $C$ | $C$ | $B$ | $B$ | $B$ | $B$ |

```
Where: P = Parity Bit (Odd Parity)
    x = Map location to Branch to
    ff = Function to perform
    c = Constant to compare Register against
    B = B Register to test. (See Table 2 in the Appendix)
```

Direct mathematical comparisons of an immediate 4 bit nibble with any of the 16 registers is performed by this instruction. Any location within the 1024 map can be branched to.
I.E. Test program in memory:
$\$$ ORG $\$ 6000$

| 6000 | $F C O 3 C 2$ | BNH | $\$ 0 C, R 2$ | $\$ 6003$ |
| :--- | :--- | :--- | :--- | :--- |$\quad$ Not Taken

Branch will be always be taken unless nibble is equal to $C x$

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

BNL (Branch if Not Equal, Low nibble)
Family Type: Valued Branch


```
    3211009 8 7 6 5 4 3 2 1 1 0 9
```



```
Where: }\quadP=\mathrm{ Parity Bit (Odd Parity)
    x = Map location to Branch to
    ff = Function to perform
    C = Constant to compare Register against
    B = B Register to test. (See Table 2 in the Appendix)
    Direct mathematical comparisons of an immediate 4 bit nibble
    with any of the }16\mathrm{ registers is performed by this
        instruction. As with the previous Masked instructions, any
        location within the }1024\mathrm{ map can be branched to.
    I.E. Test program in memory:
        $ORG $6000
    6000 7803A2 BNL $OA,R2 $6003
    6 0 0 1 ~ A 0 0 0 1 F ~ S E T ~ R O < \$ 0 1 ~ N o t ~ T a k e n
    6002 DC0050 JMP $5000
    6 0 0 3 ~ 2 0 0 0 0 F ~ S E T ~ R O ~ < ~ \$ 0 0 ~ B r a n c h ~ T a k e n ~
    6004 DC0050 JMP $5000
Branch will be always be taken unless nibble is equal to \(x A\)
```

Copyright e 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation


```
3 21 1 0 9 8 8 7 6 5 5 4 3 2 1 1 0 9 8 8 7 7 6 5 4 4 3 2 1 0
------------------------------------------------
pllOllllllllllllllllllllllllll
Where: p = Parity Bit (Odd Parity)
x = Address in map to branch to
A = Register Selection A (See table 1 in the Appendix)
B = Register Selection B (See table 2 in the Appendix)
```

Facilities are included, within the Wang CPU, to test the value of all 8 bits, and sometimes 16 bits with another Register.

Examples of this instruction and whether or not the Branch will be taken follows below:


Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

BNZ (Branch if $A<>$ Zero (0))
Family Type: Register Comparison Branch

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 1 | 0 | 1 | 1 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $A$ | $A$ | $A$ | $A$ | 1 | 1 | 1 | 1 |  |

Where: $\quad p=P a r i t y$ Bit (Odd Parity)
$x=A d d r e s s$ in map to branch to
$A=$ Register Selection $A$ (See table 1 in the Appendix)
This instruction is an adaptation of the BNR instruction with the $B$ register gating bits set to the constant zero. It allows us to better understand the flow of the program by having only to look at one operand. This instruction will branch whenever a non-zero operand is present in the $A$ register gating bits.

Examples of this instruction and whether or not the Branch will be taken follows below:


Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Masked Branch

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 1 | 1 | 0 | 0 | 1 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $C$ | $C$ | $C$ | $C$ | $B$ | $B$ | $B$ | $B$ |

```
Where: p = Parity Bit (Odd Parity)
            x = Location in current Page to branch to
            c = Bits to Mask for test
            B = Register to test (See Table 2 in Appendix)
```

This instruction implies that a "mask" of the contents of the selected $B$ register is performed. The original contents of the register are not touched. Only those bits set to one in the 'c' field of the instruction are evaluated.

The bits masked in the high nibble of the selected register are evaluated. If all the masked bits are True, that is high, the branch is taken. If any of the masked bits are false, or low, the branch is not taken.

The branch, if taken, can only traverse a Range of 1024 decimal locations from the Base Page or Map. The computer may not cross a map or page boundary with a taken Branch.
I.E. Test program in memory:
$\$ O R G \quad \$ 6000$

| 6000 | $E 403 A 2$ | $B T H$ | $\$ 0 A, R 2 \$ 6003$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 6001 | $A 0001 F$ | $S E T$ | $R 0<\$ 01$ | Not Taken |
| 6002 | $D C 0050$ | JMP | $\$ 5000$ |  |
| 6003 | $20000 F$ | $S E T$ | $R 0<\$ 00$ | Branch Taken |
| 6004 | $D C 0050$ | JMP | $\$ 5000$ |  |

Branch will be taken if nibbles are $A x, B x, E x$ or $F x$.

Copyright e 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Masked Branch


```
    3 211009 8 7 6 5 4 4 3 2 1 1 0 9 8 7 7 6 5 4 4 3 2 1 0
    ---------------------------------------------------------
    pllllllllllllllllllllllllll
Where: p = Parity Bit (Odd Parity)
    x = Location in current Page to branch to
    C = Bits to Mask for test
    B = Register to test (See Table 2 in Appendix)
This instruction implies that a "mask" of the contents of the selected \(B\) register is performed. The original contents of the register are not touched. Only those bits set to one in the ' \(c\) ' field of the instruction are evaluated.
The bits masked in the low nibble of the selected register are evaluated. If all the masked bits are True, that is high, the branch is taken. If any of the masked bits are false, or low, the branch is not taken.
The branch, if taken, can only traverse a Range of 1024 decimal locations from the Base Page or Map. The computer may not cross a map or page boundary with a taken Branch.
I.E. Test program in memory:
SORG \(\$ 6000\)
\begin{tabular}{lllll}
6000 & 600362 & \(B T L\) & \(\$ 06, R 2\) & \(\$ 6003\)
\end{tabular}\(\quad\) Not Taken
If values of nibbles are \(x 6, x 7, x E\) or \(x F\) Branch will be taken.
```

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation



```
------------------------------------------------------
pOOllolllllloxx y y y y y d d d z z d d
Where: p = Parity Bit (Odd Parity)
xx = Data Memory Control (See table 4 of the Appendix)
y = Strobe Control
~d = Immediate data field
zz = if equal to ll, fire the partition timer (MVP only)
                                    ASM Syntax for timer is: CIO TIM
```


## Strobe Control

| $x \times \times \times 1$ | Fire internal IBS one shot (SRS). Sets CPb Basically used for Status Requests from MUXD |
| :---: | :---: |
| $x \times \times 1 \times$ | Fire CBS Strobe |
| $x \times 1 \times x$ | Fire OBS Strobe |
| $x 1 \times x \times$ | Fire ABS strobe |
| $1 \times \times \times \times$ | Clock the $A B$ data register from register $K$ |
|  | This is performed prior to any strobes |

The purpose of this group is to provide a means of communicating with the peripherals, CRT, DISK or other devices on the IO bus.

The Input/Output instructions (I/O) allow the 2200 to fire one of four oneshot strobes and allow limited peripheral data transfers to take place.

All strobes above are about 5 microseconds in length. Data transmission to the peripheral is always done through the $K$ register. Data present in $K$ is always present on the $O B$ bus. Transfer of data to the $A B$ bus must also occur through $K$ register, via an Clock $A B$ strobe control. All oneshots can be fired together, or through combinations, but all fire at the same time.

The next page contains sample usages of the CIO series instructions.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

## Selecting devices:

| AOOE5F | SET | $K<\$ 05$ | Address of CRT out |
| ---: | ---: | :--- | :--- |
| $178 C 00$ | CIO | $C L K A B, A B S$ | Transfer $K$ to AB. Address $=05$ |
|  | Issue ABS strobe. |  |  |

If any device has the address $\$ 05$, they will lock on.

## Waiting for Input from Devices:

| $A B 8 D D D$ | IAND | $S H<S E D, S H$ | Mask out and clear $C P b$ |
| :--- | :--- | :--- | :--- |
| $E 1 O D 2 D$ | $B T L$ | $\$ 02, S H$ SO9OD | Branch if IBS |
| $5 D 2008$ | JMP | $\star-1$ | Loop Back |

## Waiting for Device Ready:

| E36A8D | BTL | $\$ 08, S H$ |  |
| :--- | :--- | :--- | :--- |
| 5D2008 JMP | $\star-1$ |  | Test Ready bit |
| Loop Back |  |  |  |

## Check if Timeout, Refire Timer

| 3000 | $6 C 021 D$ | BFH | SO1,SH | FIRE | See if expired |
| :--- | :--- | :---: | :--- | :--- | :--- |
| 3001 | $87800 F$ | RTS |  |  | Still on |
| 3002 | $17800 C$ | $F I R E$ | CIO TIM |  | Fire Oneshot |
| 3003 | $87800 F$ | RTS |  |  | Return to caller |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

## DAC (Decimal Add with Carry)

Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

```
Where }P=\mathrm{ Parity Bit (Odd Parity)
            m = Data Memory Control (See table 4)
            A = Source Register A (See table 1)
            B = Source Register B (See table 2)
            d = Destination register (See table 3)
            xx = Carry flag controls
```


## 1514 Carry Control

0 Normal, Initial Carry State not affected
01 Normal, Initial Carry State not affected
10 Clear Carry First ,CC
11 Set Carry first , 1 ,
The following table outlines the results returned for various constants using the DAC instruction


Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

DACX (Decimal Add with carry 16 bit)
Family Type: Register aLU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register $A$ (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
$x x=C a r r y$ flag controls

## 1514 Carry Control

0 Normal, Initial Carry State not affected
01 Normal, Initial Carry State not affected
10 Clear Carry First ,CC
11 Set Carry first , CS
The following table outlines the results returned for various constants using the DACX instruction

| 128402 | $D A C X$ | $R 4<R O, R 2$ | ,$C C$ |
| :--- | :--- | :--- | :--- |
| $92 C 402$ | $D A C X$ | $R 4<R O, R 2$ | ,$C S$ |



Copyright e 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

DSC (Decimal Subtract with Carry)
Family Type: Register ALU

```
2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
3 211400 9 8 7 6 5 4 4 3 2 1 1 0 9 8 7 7 6 5 4 4 3 2 1 0
pOO1 0100 x x mm d d d d AAAAA B BBB
Where }P=P\mathrm{ Parity Bit (Odd Parity)
            m = Data Memory Control (See table 4)
            A = Source Register A (See table 1)
            B = Source Register B (See table 2)
            d = Destination register (See table 3)
                xx = Carry flag controls
                    1514 Carry Control
0 0 Normal, Initial Carry State not affected
0 1 Normal, Initial Carry State not affected
1 O Clear Carry First
1 1 Set Carry first ,CS
```

The following table outlines the results returned for various constants using the DSC instruction

|  |  | ! Result CC |  |  | ! Result CS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ! RO | $!$ R1 | ! R2 |  | Carry | R2 |  | Carr |  |
| 00 | $!00$ | ! 00 | ! | 0 | ! 99 |  | 1 |  |
| 00 | 01 | 99 |  | 1 | ! 98 |  | 1 |  |
| $!01$ | $!00$ | ! 01 | . | 0 | $!00$ | ! | 0 |  |
| 55 | 55 | $!00$ | ! | 0 | $!99$ |  | 1 |  |
| AA | AA | $!00$ | ! | 0 | $!99$ |  | 1 |  |
| 80 | 01 | 79 | ! | 0 | ! 78 |  | 0 |  |
| $!80$ | FF | ! 2B | ! | 1 | $!2 \mathrm{~A}$ |  | 1 |  |
| 12 | 34 | 78 | ! | 1 | $!77$ |  | 1 |  |
| ! 56 | 78 | 78 | $!$ | 1 | $!77$ |  | 1 |  |
| ! 9A | $!B C$ | ! 78 |  | 1 | ! 77 |  | 1 |  |
| 1 FO | $!D E$ | $!1 C$ |  | 0 | ! 1B |  | 0 |  |
| $!02$ | $!\mathrm{FF}$ | 1 AD |  | 1 | ! AC |  |  |  |
| FF | $!\mathrm{FF}$ | 100 |  | 0 | $!99$ |  |  |  |

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

DSCX (Decimal Subtract with carry 16 bit)
Family Type: Register $A L U$
$\left.\begin{array}{llllllllllllllllllllllll}2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hdashline & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & x & x & m & m & d & d & d & d & A & A & A & A & B & B & B\end{array}\right]$

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
xx = Carry flag controls
1514 Carry Control
0 Normal, Initial Carry State not affected
01 Normal, Initial Carry State not affected
10 Clear Carry First , CC
11 Set Carry first , CS
The following table outlines the results returned for various constants using the DSCX instruction

```
968402 DSCX R4< RO,R2 ,CC
16C402 DSCX R4< RO,R2 ,CS
```

| $!$ |  | $!$ |  |  | $!$ |  | sult |  | CC |  | Res | ult |  | CS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $!$ | R1 RO | $!$ | R3 | R2 | ! | R5 | R4 | $!$ | Carry |  |  | R4 |  | Carr |  |
| ! | 0000 | ! | 00 | 00 | ! | 00 | 00 | $!$ | 0 | $!$ | 99 | 99 |  | 1 |  |
| $!$ | 0000 | ! | 00 | 01 | $!$ | 99 | 99 | $!$ | 1 | $!$ | 99 | 98 |  | 1 |  |
| ! | 0001 | $!$ | 00 | 00 | $!$ | 00 | 01 | $!$ | 0 | $!$ | 00 | 00 |  | 0 |  |
| $!$ | 55 AA | $!$ | AA | 55 | ! | 45 | 55 | $!$ | 1 | $!$ | 45 | 54 |  | 1 |  |
| ! | 1122 | $!$ | 33 | 44 | ! | 77 | 78 | $!$ | 1 | $!$ | 77 | 77 |  | 1 |  |
| ! | 4455 | ! | 66 | 77 | $!$ | 77 | 78 | $!$ | 1 | $!$ | 77 | 77 |  | 1 |  |
| ! | 8000 | ! | 00 | 01 | ! | 79 | 99 | ! | 0 | $!$ | 79 | 98 | $!$ | 0 |  |
| ! | 0001 | $!$ | 80 | 00 | ! | 20 | 01 | ! | 1 | ! | 20 | 00 |  | 1 |  |
| $!$ | 9A BC | $!$ | $C D$ | EF | ! | 66 | 67 | $!$ | 1 | $!$ | 66 | 66 |  | 1 |  |
| ! | AA AA | 1 | 22 | 22 | $!$ | 88 | 88 | $!$ | 0 | ! | 88 | 87 |  | 0 |  |
|  | ¢5 19 | $!$ | 55 | 91 | ! | 99 | 28 | $!$ | 1 | $!$ |  | 27 | $!$ | 1 |  |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

## IADC (Immediate Binary Add with Carry registers)

Family Type: Immediate ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| -2 | 0 | 1 | 1 | 1 | 1 | $i$ | $i$ | $i$ | $i$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
iiii $=$ Bigh order Nibble of Immediate Data Constant
IIII $=$ Low order Nibble of Immediate Data
$B=$ Source Register $B$ (See table 2)
d = Destination register (See table 3)
The following table outlines the results returned for various constants using the IADC Instruction

IADC R2 < (Immediate Data),R1

| ! Imm! ! Result CC ! Result CS! |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| ! 00! 00 | $!00$ |  | 0 | $!01$ |  | 0 |  |
| $!00!01$ | $!01$ | ! | 0 | $!02$ |  | 0 |  |
| $!01!00$ | $!01$ | $!$ | 0 | $!02$ |  | 0 |  |
| $!55$ ! 55 | AA |  | 0 | $!A B$ |  | 0 |  |
| $!A A!A A$ | $!54$ | ! | 1 | $!55$ |  | 1 |  |
| $!80!01$ | $!81$ |  | 0 | $!82$ |  | 0 |  |
| $!80$ ! FF | 7 F |  | 1 | $!80$ |  | 1 |  |
| $!12!34$ | 46 | $!$ | 0 | $!47$ |  | 0 |  |
| ! 56 ! 78 | ! CE | $!$ | 0 | $!C F$ |  | 0 |  |
| ! 9A ! BC | ! 56 |  | 1 | $!57$ |  | 1 |  |
| ! FO ! DE | ! CE |  | 1 | $!C F$ |  | 1 |  |
| ! 02 ! $F F$ | $!01$ |  | 1 | $!02$ |  | 1 |  |
| $!F F!F F$ | $!F E$ |  | 1 | $!F F$ | 1 | 1 |  |

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Immediate ALU

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline p & 0 & 1 & 0 & 1 & 1 & i & i & i & i & m & m & d & d & d & d & I & I & I & I & B & B & B & B
\end{array}
$$

```
Where P = Parity Bit (Odd Parity)
    m = Data Memory Control (See table 4)
    iiii = High order Nibble of Immediate Data Constant
    IIII = Low order Nibble of Immediate Data
    B = Source Register B (See table 2)
    d = Destination register (See table 3)
```

The following table outlines the results returned for various constants using the IADD instruction

| ! Imm! ! Result ! |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data |  | R1 | 1 | R2 | ! | Carry |  |
| $!$ | 00 | $!$ | 00 | - | 00 | ! | 0 |  |
| $!$ | 00 | ! | 01 | $!$ | 01 | ! | 0 | $!$ |
| ! | 01 | $!$ | 00 | $!$ | 01 | $!$ | 0 | $!$ |
| ! | 55 | $!$ | 55 | $!$ | AA | $!$ | 0 | $!$ |
| $!$ | AA | $!$ | AA | ! | 54 | $!$ | 0 | $!$ |
| $!$ | 80 | $!$ | 01 | $!$ | 81 | $!$ | 0 | $!$ |
| ! | 80 | $!$ | FF | $!$ | $7 F$ | $!$ | 0 | $!$ |
| ! | 12 | $!$ | 34 | ! | 46 | $!$ | 0 | ! |
| $!$ | 56 | ! | 78 | $!$ | CE | ! | 0 | $!$ |
| ! | 9A | ! | $B C$ | $!$ | 56 | $!$ | 0 | $!$ |
| $!$ | FO | $!$ | $D E$ | $!$ | CE | $!$ | 0 | $!$ |
| $!$ | 02 | $!$ | FF | $!$ | 01 | $!$ | 0 | - |
|  | FF | $!$ | FF | . | FE | ! | 0 |  |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Immediate $A L U$

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 0 | 1 | 0 | 1 | 0 | $i$ | $i$ | $i$ | $i$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
iiii $=$ High order Nibble of Immediate Data Constant
IIII $=$ Low order Nibble of Immediate Data
$B=$ Source Register $B$ (See table 2)
d = Destination register (See table 3)
The following table outlines the results returned for various constants using the IAND instruction


IAND R2 < (Immediate Data) $R 1$

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

```
Family Type: Immediate ALU
```



```
3 2 1 0 9 8 7 6 5 4 4 3 2 1 0 9 8 7 7 6 5 4 4 3 2 1 0
p011100i i i imm d d d d IIIII B B B B
```

```
Where P = Parity Bit (Odd Parity)
    m = Data Memory Control (See table 4)
iiii = High order Nibble of Immediate Data Constant
IIII = Low order Nibble of Immediate Data
    B = Source Register B (See table 2)
    d = Destination register (See table 3)
```

The following table outlines the results returned for various constants using the IDAC Instruction

IDAC R2 < (Immediate Data),R1


Copyright e 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

Family Type: Immediate $A L U$

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 0 | 1 | 1 | 0 | 1 | $i$ | $i$ | $i$ | $i$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
iiii $=$ High order Nibble of Immediate Data Constant
IIII $=$ Low order Nibble of Immediate Data
$B=$ Source Register $B$ (See table 2)
d = Destination register (See table 3)
The following table outlines the results returned for various constants using the IDSC Instruction

IDSC R2 < (Immediate Data),R1

|  | I mm |  |  | $!$ |  | U | $t C C$ |  |  | U1 | $t$ C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data |  | R1 | $!$ | R2 | ! | Carry |  | R2 | $!$ | Ca |  |
| $!$ | 00 | $!$ | 00 | $!$ | 00 | ! | 0 | - | 99 | $!$ | 1 |  |
| $!$ | 00 | $!$ | 01 | ! | 99 | $!$ | 1 | $!$ | 98 | ! | 1 |  |
| $!$ | 01 | $!$ | 00 | ! | 01 | $!$ | 0 | $!$ | 00 | $!$ | 0 |  |
| $!$ | 55 | $!$ | 55 | ! | 00 | $!$ | 0 | $!$ | 99 | ! | 1 |  |
| 1 | AA | 1 | AA | ! | 00 | $!$ | 0 | ! | 99 | ! | 1 |  |
| $!$ | 80 | $!$ | 01 | ! | 79 | $!$ | 0 | $!$ | 78 | ! | 0 |  |
| $!$ | 80 | $!$ | FF | ! | $2 B$ | $!$ | 1 | $!$ | 2A | $!$ | 1 |  |
| $!$ | 12 | $!$ | 34 | $!$ | 78 | $!$ | 1 | $!$ | 77 | $!$ | 1 |  |
| $!$ | 56 | $!$ | 78 | ! | 78 | $!$ | 1 | $!$ | 77 | $!$ | 1 |  |
| $!$ | 9A | $!$ | BC | $!$ | 78 | $!$ | 1 | $!$ | 77 | 1 | 1 |  |
| $!$ | FO | $!$ | $D E$ | $!$ | 1C | $!$ | 0 | $!$ | 1B | $!$ | 0 |  |
| $!$ | 02 | $!$ | FF | $!$ | $A D$ | $!$ | 1 | $!$ | $A C$ | ! | 1 |  |
|  | FF | $!$ | FF | $!$ | 00 | $!$ | 0 | $!$ | 99 | $!$ | 1 |  |

Copyright © 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

IMUL (Immediate Multiply Register with Constant)
Family Type: Immediate ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $c$ | 0 | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |

Where
P = Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
c = High or Low B nibble select
IIII = Immediate data to multiply by (Range of 0 to $F$ )
$B=$ Source Register B (See table 2)
$d=$ Destination register (See table 3)

## 15 Nibble Control

0 Multiply Lower $B$ by Lower $A$ (ALBL)
1 Multiply Upper $B$ by Lower $A$ (ALBH)
The following table outlines the results returned for various constants using the IMUL instruction.

IMUL (ALBL) R2 < (Immediate Data),R1


Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation


```
    32100 9 8 7 6 5 4 3 2 1 0 9 8 7 7 6 5 4 4 3 2 1 0
    pO1000i i i imm d d d d IIIII B B B B
Where }\quadP=\mathrm{ Parity Bit (Odd Parity)
    m = Data Memory Control (See table 4)
    iiii = Bigh order Nibble of Immediate Data Constant
    IIII = Low order Nibble of Immediate Data
    B = Source Register B (See table 2)
    d = Destination register (See table 3)
```

The following table outlines the results returned for various constants using the IOR instruction


Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

IXOR (Immediate Exclusive OR registers)
Family Type: Immediate ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 0 | 1 | 0 | 0 | 1 | $i$ | $i$ | $i$ | $i$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
iiii $=$ High order Nibble of Immediate Data Constant
IIII = Low order Nibble of Immediate Data
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
The following table outlines the results returned for various constants using the IXOR instruction


Copyright e 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

```
Family Type: Branch
```

```
        2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0
    32100 9 8 7 6 5 4 3 2 1 0 0 9 8 7 6 5 4 3 2 1 0
    plollllllllllllllllllllllll
Where P = Parity Bit (Odd Parity)
    x = LSD of Address
    y = MSD of Address
This family of instructions allows the computer to alter the course of instruction execution by changing the address of micro-program store. Bit 22 of the Control word indicates that the instruction belongs to this family.
The JMP instruction allows the Wang to "jump" to any one of the 65,536 locations in Control Memory. Addresses greater than hex 8000 are located in PROM memory. The exception to this is on the new "C" chassis, where Control memory extends past 83FF. PROM Control Memory is executed at half-speed.
Address \(=\) yyyy yyxx \(x x x x\) xxxx
E.G. DE6A08 \(=\) JMP \(\$ 0 A 6 A\)
```

Combined $=0000101001101010$ (\$0A6A)

```


```

x = 10 0110 1010=\$26A

```
x = 10 0110 1010=$26A
y=00 0010 = $02
y=00 0010 = $02
Control is transferred to the new location, and no other CPU registers are altered in any way.
```

Copyright e 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Branch


```
3 211400 9 8 7 6 5 5 4 3 2 1 1 0 9
p101 0 1 x x x x x x x x x x y y y y y y 0 0
Where P = Parity Bit (Odd Parity)
    x = LSD of Address
    y = MSD of Address
```

Execution of a subroutine, similar to a GOSUB in BASIC, is performed by this instruction. The contents of the current memory address, plus 1, is stored on the internal system stack. A jump is executed to the desired location, and program execution commences. The format of the instruction is similar to the JMP instruction. Returning from a Subroutine call is accomplished by an RTS instruction.
E.G. $\begin{array}{ccc}0400 & \text { D50108 } \\ 0401 & \ldots . .\end{array} \quad J S R \quad \$ 0901$
$\begin{array}{llll}0901 & 214 E 2 F & S E T & K<\$ 52 \\ 0902 & 87800 F & R T S & \end{array}$

Location 0401 would be placed on the stack, and the next instruction to be executed would be at $\$ 0901$ in Control Memory.

The address of the stack is incremented by one. The level of nesting that is permitted for JSR instructions cannot exceed the depth of the stack, which is 96 locations. However, the stack is also used by BASIC to store temporary data, and in an MVP situation, the depth should never exceed ten items.

Copyright @ 1982,1983 by Camputer Concepts Corporation

## Shawnee Mission, KS

No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Load

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hdashline p & 0 & 0 & 1 & 1 & f & f & 1 & & f & f & m & m & x & x & x & x & x & x & x & x & x & x & x
\end{array} x
$$

Where $P=$ Parity Bit (Odd Parity)
$m=$ Memory Control bits (See table 4)
$x=$ Lower twelve (12) bits of the address
$f=$ Upper four (4) bits of the address

Fetching information from Data Memory or writing data to Data memory requires a pointer register in the wang architecture. The pointer register is the $P H$ - $P L$ register pair, and can be directly loaded by this instruction.

The LPI instruction is an immediate load type and allows direct addressing of up to 65536 locations. Note that because of this limitation, bank boundaries must be observed, and no partition can overlap banks.

$$
\text { I.E. } 192103 \quad L P I \quad \$ 0103, W 1
$$

The executed LPI instruction will load the PH-PL pair with the hex value $\$ 103$ and write the low order byte to Data memory.

It is of special note here that any LPI instruction containing the W1 or W2 bits will result in the destination location to be cleared out. This is a function of the LPI only.

Memory when read consists of two bytes, a high and low byte. The high byte is referred to as $C H$, while the low byte is referred to as the $C L$ byte. When writing to data memory, Wl refers to the high byte, while W2 refers to the low byte. For clarity, remember that reading occurs in 16 bit, (two byte) segments, while writing occurs in 8 bit only segments.

The relationship of what is actually read or written when an $L P I$ instruction is executed was extremely confusing to me at first. It becomes rather simple by showing examples. The following page will try to do that.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

The $P H$ PL register combination always points to a pair of memory locations. Remember that memory is read in 16 bit words. When a read command is executed, data at the actual location of PH-PL is loaded into the $C H$ register, while data in the opposite number is read into the CL register.

As an example, if the following were in memory:
010222
010333
$L P I \$ 0102, R D$ were executed, then $C H=22, C L=33$
However, let's now execute ...
$L P I \$ 0103, R D \quad \cdots$ now $C H=33$ and $C L=22$.
Remember, even pair of bytes.

Now a similar function occurs with the write command, except we can only write one byte at a time. The ,Wl option will always write to the location pointed to by PHPL, while the ,W2 option writes to the opposite number.

| LPI \$0103 ,W1 | Clears location $\$ 0103$ |
| :--- | :--- | :--- |
| LPI \$0103 ,W2 | Clears location \$0102 |
| LPI \$0102 ,W2 | Clears location $\$ 0103$ |
| LPI \$0102 ,W1 | Clears location \$0102 |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

MUL (Multiply Nibbles)
Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
xx $=$ Multiply controls
1514 Multiply Control

| 0 | 0 | Multiply Lower B by Lower A | (ALBL) |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | Multiply Lower B by Upper A | (AHBL) |
| 1 | 0 | Multiply Upper B by Lower A | (ALBH) |
| 1 | 1 | Multiply Upper B by Upper A | (ABBH) |

The following table outlines the results returned for various constants using the MUL instruction


Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

MULX (Muitiply Two four bit nibbles)
Family Type: Register $A U U$

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register B (See table 2)
$d=$ Destination register (See table 3)
$x x=$ Carry flag controls
1514 Multiply Control
00 Multiply Lower $B$ by Lower $A$ (ALBL)
01 Multiply Lower $B$ by Upper $A$ (ABBL)
10 Multiply Upper $B$ by Lower $A$ (ALBH)
11 Multiply Upper $B$ by Upper $A$ (ABBH)
The following table outlines the results returned for various constants using the MULX instruction

```
9E0402 MULX (ALBL)R4<RO,R2
```

| $!$ |  | $!$ |  |  | Result | CC |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $!$ | $R 1$ | $R 0$ | $!$ | $R 3$ | $R 2$ | $!$ | $R 5$ | $R 4$ | $!$ | Carry |  |
| $!$ | 00 | 00 | $!$ | 00 | 00 | $!$ | 00 | 00 | $!$ | 0 | $!$ |
| $!$ | 00 | 00 | $!$ | 00 | 01 | $!$ | 00 | 00 | $!$ | 0 | $!$ |
| $!$ | 00 | 01 | $!$ | 00 | 00 | $!$ | 00 | 00 | $!$ | 0 | $!$ |
| $!$ | 55 | $A A$ | $!$ | $A A$ | 55 | $!$ | 32 | 32 | $!$ | 0 | $!$ |
| $!$ | 11 | 22 | $!$ | 33 | 44 | $!$ | 03 | 08 | $!$ | 0 | $!$ |
| $!$ | 44 | 55 | $!$ | 66 | 77 | $!$ | 18 | 23 | $!$ | 0 | $!$ |
| $!$ | 80 | 00 | $!$ | 00 | 01 | $!$ | 00 | 00 | $!$ | 0 | $!$ |
| $!$ | 00 | 01 | $!$ | 80 | 00 | $!$ | 00 | 00 | $!$ | 0 | $!$ |
| $!$ | $9 A$ | $B C$ | $!$ | $C D$ | $E F$ | $!$ | 82 | $B 4$ | $!$ | 0 | $!$ |
| $!$ | $A A$ | $A A$ | $!$ | 22 | 22 | $!$ | 14 | 14 | $!$ | 0 | $!$ |
| $!$ | 55 | 19 | $!$ | 55 | 91 | $!$ | 19 | 09 | $!$ | 0 | $!$ |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

OR (Inclusive OR registers)
Family Type: Register ALU
$\left.\begin{array}{llllllllllllllllllllllll}2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hdashline & p & 0 & 0 & 0 & 0 & 0 & 0 & 0 & x & x & m & m & d & d & d & d & A & A & A & A & B & B & B\end{array}\right]$

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
d = Destination register (See table 3)
$x x=$ Carry flag controls

| 15 | 14 |  | Carry Control |
| :---: | :---: | :--- | :--- | :--- |
| 0 | 0 |  | Normal, Initial Carry State not affected |
| 0 | 1 | Not Permitted (See SDC, SDCX makeups) |  |
| 1 | 0 | Clear Carry First | ,CC |
| 1 | 1 | Set Carry first | LCS |

The following table outlines the results returned for various constants using the OR instruction


ORX (Inclusive OR registers 16 bit)
Family Type: Register ALU

```
        2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 00 0
32110 9 8 7 6 544312 1 0 9 8 7 6 5 4 4 3 2 1 0
pOOO 0010 x xmm dadd A A AAAABBBB
Where }P=P\mathrm{ Parity Bit (Odd Parity)
    m = Data Memory Control (See table 4)
    A = Source Register A (See table 1)
    B = Source Register B (See table 2)
    d = Destination register (See table 3)
    xx = Carry flag controls
1514 Carry Control
    O 0 Normal, Initial Carry State not affected
    0 1 Not Permitted (See SDC, SDCX makeups)
    1 O Clear Carry First ,CC
    1 Set Carry first ,CS
```

The following table outlines the results returned for various constants using the ORX instruction

| ! |  |  | $!$ |  |  | ! Result |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $!$ | R1 | Ro | $!$ | R3 | R2 | $!$ | R5 | R4 | ! | Carr |  |
| $!$ | 00 | 00 | ! | 00 | 00 | $!$ | 00 | 00 |  | 0 |  |
| $!$ | 00 | 00 | ! | 00 | 01 | ! | 00 | 01 | $!$ | 0 |  |
| $!$ | 00 | 01 | $!$ | 00 | 00 | $!$ | 00 | 01 | . | 0 |  |
| $!$ | 55 | AA | ! | AA | 55 | ! | FF | $F F$ |  | 0 |  |
| ! | 11 | 22 | ! | 33 | 44 | ! | 33 | 66 |  | 0 |  |
| $!$ | 44 | 55 | ! | 66 | 77 | $!$ | 66 | 77 |  | 0 |  |
| $!$ | 80 | 00 | ! | 00 | 01 | ! | 80 | 01 |  | 0 |  |
| $!$ | 00 | 01 | ! | 80 | 00 | $!$ | 80 | 01 |  | 0 |  |
| $!$ | 9A | $B C$ | ! | $C D$ | EF | ! | DF | FF |  | 0 |  |
| $!$ | AA | $A A$ | $!$ | 22 | 22 | ! | $A A$ | $A A$ |  | 0 |  |
|  | 55 | 19 | $!$ | 55 | 91 | $!$ | 55 | 99 | $!$ | 0 |  |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, Ks
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

RTS (Return from Sub-Routine)
Family: Stack Manipulation
$\left.\begin{array}{llllllllllllllllllllllll}2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ - & p & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & m & m & X & c & c & 0 & 0 & 0 & 0 & 0 & B & B & B\end{array}\right)$

```
Where P = Parity Bit (Odd Parity)
    m = Data Memory Control (See Table 4)
    cc = Control Memory Control (See table 5)
    B = B Register Selection (Used only during DM writes)
        Normally set to hex F, (1111) if not writing
    x = Don't Care
```

The RTS instruction is of the few Wang instructions that are not as straight forward as it would appear to be. This instruction is the only instruction that may Read or Write to Control Memory. When an RCM (Read Control Memory) or WCM (Write Control Memory) operation is requested, the system executes what is called a LOP, or Long OPeration.

A LOP causes the stack to be popped twice, and the resultant data sent to the Control Memory Address Register. The Read or Write operation is performed, and in the case of a Read operation the data goes to the $K, P H$ and $P L$ register. Data is read or written to Control Memory in 24 bit (3 byte) segments. The MSB is in $K$, while the LSB is in PL. If the operation has been a Write operation, the $K$ register, $P H$ and $P L$ registers would be sent to the CM module and written.

```
! Note !
    ------
```

Note that the design of the hardware requires that the $K$ register must be l's complemented prior to writing.

Parity must be formed by the user. The Wang 2200 system checks the parity of every byte Read from the Control Memory that is a control instruction. That is, actually being executed. If a data word was read from Control Memory, the system does not check for parity.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

```
    Normal Usage of RTS instruction
0400 D50108 JSR $0901
0901 214E2F SET K < $52
0902 87800F RTS
Examples of Write to Control Memory:
A: Write \(544 F 82\) to Control Memory location 0001.
\begin{tabular}{|c|c|c|c|c|}
\hline & \(214 E 4 F\) & IOR & \(K<\$ 54,00\) & Load K with \$54 \\
\hline & 9B0F82 & LPI & \$4F82 & Load PH-PL with \$4F82 \\
\hline & 81800F & TPA & AR 00 & Transfer PH-PL to AR 00 \\
\hline & 990001 & LPI & \$0001 & Load PH-PL with Address \\
\hline & D7310C & JSR & WRITECM & Must be as a Sub-Routine \\
\hline & & & - & Normal Return \\
\hline WRITECM & 05800F & TPS & & Push Address to Stack \\
\hline & 8B800F & TAP & \(A R 00\) & Bring Data Back to PHPL \\
\hline & A 7 CEFE & IXOR & \(K<\$ F F, K\) & I's Complement K \\
\hline & 078400 & RTS & ,WC & Return from Subroutine and write K,PHPL to address 1. \\
\hline
\end{tabular}
Examples of Read from Control Memory
B: Read location SOFFE of Control Memory
\begin{tabular}{|c|c|c|c|}
\hline O9:2 990FFE & LPI & SOFFE & Load PHPL with address \\
\hline 0401 D7313C & JSR & READCM & Goto Subroutine \\
\hline \(0-3\) & & & Data Now present in \(K\) PH PL \\
\hline
\end{tabular}
READCM 05800F TPS Transfer Address to stack 878600 RTS,\(R C\) Return and read data
```

Copyright @ 1982,1983 by Camputer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register $A$ (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
$x x=$ Carry flag controls
1514 Carry Control
0 O Normal, Initial Carry State not affected
01 Not Permitted (See SDC, SDCX makeups)
10 Clear Carry First ,CC
11 Set Carry first , CS
The following table outlines the results returned for various constants using the SBC instruction

| $!$ |  | $!$ | Res | u | $t$ CC |  | Res | ul | 1t CS! |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $!$ | RO | $!R 1$ | $!$ R2 | $!$ | Carry |  | R2 | $!$ | Carry! | $0 \mathrm{C8201}$ | SBC | R2 | RO,R1 | , CC |
| $!$ | 00 | $!00$ | $!P F$ | $!$ | 0 | $!$ | 00 | $!$ | 11 | 8CC201 | SBC | R2 | RO,R1 | , CS |
| $!$ | 00 | ! 01 | $!F E$ | $!$ | 0 | $!$ | FF | $!$ | 0 |  |  |  |  |  |
| $!$ | 01 | $!00$ | $!00$ | $!$ | 1 | $!$ | 01 | $!$ | 1 ! |  |  |  |  |  |
| $!$ | 55 | $!55$ | $!F F$ | $!$ | 0 | $!$ | 00 | $!$ | 1 |  |  |  |  |  |
| $!$ | AA | ! AA | $!F F$ | $!$ | 0 | ! | 00 | $!$ | 1 ! |  |  |  |  |  |
| $!$ | 80 | ! 01 | $!7 E$ | $!$ | 1 | $!$ | 7F | $!$ | 1 |  |  |  |  |  |
| $!$ | 80 | $!F F$ | ! 80 | $!$ | 0 | $!$ | 81 | $!$ | 0 |  |  |  |  |  |
| $!$ | 12 | $!34$ | ! DD | $!$ | 0 | $!$ | $D E$ | $!$ | 0 ! |  |  |  |  |  |
| , | 56 | $!78$ | ! DD | $!$ | 0 | ! | $D E$ | $!$ | 0 ! |  |  |  |  |  |
| - | 9A | $!B C$ | $!D D$ | $!$ | 0 | $!$ | $D E$ | ! | 0 ! |  |  |  |  |  |
| ! | FO | $!D E$ | $!11$ | $!$ | 1 | $!$ | 12 | $!$ | 1 |  |  |  |  |  |
| $!$ | 02 | $!F F$ | ! 02 | $!$ | 0 | $!$ | 03 | $!$ | 0 |  |  |  |  |  |
| $!$ | FF | $!F F$ | $!F F$ | $!$ | 0 | $!$ | 00 | - | $1!$ |  |  |  |  |  |

Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, Ks
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

SBCX (Subtract Binary with carry 16 bit)
Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
$x x=$ Carry flag controls
1514 Carry Control
0 Normal, Initial Carry State not affected
01 Not Permitted (See SDC, SDCX makeups)
10 Clear Carry First ,CC
11 Set Carry first $1, \frac{C S}{}$
The following table outlines the results returned for various constants using the SBCX instruction

```
8E8402 SBCX R4< RO,R2 ,CC
OEC402 SBCX R4<RO,R2 ,CS
```



Copyright @ 1982,1983 by Camputer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Camputer Concepts Corporation

Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 0 | 0 | 0 | $x$ | $x$ | 0 | 0 | 0 | 1 | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3) xx $=$ Shift flag controls

1918 Shift Control

00 Shift Lower $B$ and Lower $A$ ( $A L B L$ )
01 Shift Lower $B$ and Upper $A$ (AHBL)
10 Shift Upper $B$ and Lower $A$ (ALBE)
11 Shift Upper B and Upper A (AHBH)
When a SDC instruction occurs, the nibble pointed to by the $B$ register and shift control combination will be transferred to the high order nibble of the destination register. The A register nibble selected by the Shift Control will be transferred to the low order of the destination register.

An example of the SDC instruction follows:
844402 SDC AHBL R2 < RO,R1

| $!$ | $!$ | ! Result |  |  |
| :---: | :---: | :---: | :---: | :---: |
| RO | $!R 1$ | ! R2 | 1 | Carry |
| 00 | $!00$ | $!00$ | $!$ | 0 |
| 00 | $!01$ | $!10$ | ! | 0 |
| 01 | 100 | $!00$ |  | 0 |
| ! 55 | $!55$ | ! 55 | $!$ | 0 |
| $!A A$ | $!$ AA | $!~ A A ~$ |  | 0 |
| 80 | $!01$ | $!18$ |  | 0 |
| 80 | ! FF | ! F8 |  | 0 |
| 12 | $!34$ | $!41$ |  | 0 |
| $!56$ | $!78$ | ! 85 | $!$ | 0 |
| $!9 A$ | $!B C$ | ! C9 | $!$ | 0 |
| $!F O$ | $!D E$ | $!E F$ | ! | 0 |
| $!02$ | $!F F$ | $!F O$ | $!$ | 0 |
| $!F F$ | $1 F F$ | $!P F$ | ! | 0 |

Copyright e 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed
written permission of Computer Concepts Corporation

SDCX (Shift Decimal Characters - Extended)
Family Type: Register ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 0 | 0 | 0 | $x$ | $x$ | 1 | 0 | 0 | 1 | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
$A=$ Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
$x x=$ Shift flag controls

## 1918 Shift Control

| 0 | 0 | Shift Lower $B$ and Lower $A$ | (ALBL) |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | Shift Lower $B$ and Upper $A$ | (AHBL) |
| 1 | 0 | Shift Upper B and Lower $A$ | (ALBH) |
| 1 | 1 | Shift Upper B and Upper A | (AHBH) |

When a SDCX instruction occurs, the nibble pointed to by the $B$ register and Shift Control combination will be transferred to the high order nibble of the destination register. The $A$ register nibble selected by the Shift Control will be transferred to the low order of the destination register.

An example of the extended SDCX instruction follows:

$$
064402 \quad S D C X \quad A H B L \quad R 4<R O, R 2
$$



Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Family Type: Immediate ALU

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 1 | 0 | 0 | 0 | $i$ | $i$ | $i$ | $i$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | 1 | 1 | 1 | 1 |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
iiii $=$ High order Nibble of Immediate Data Constant
IIII $=$ Low order Nibble of Immediate Data
d = Destination register (See table 3)
The following table outlines the results returned for various constants using the SET instruction

The SET instruction is nothing more than an IOR instruction with the $B$ register gating set to all o's. In this fashion, we are gating 00 with the Immediate Constant and setting the destination. Using this instruction is easier than to understand than its equivalent: IOR $D D \leqslant \$ V V, 00$

| ! Imm! Result |  |  |  |
| :---: | :---: | :---: | :---: |
| !Data | ! R2 | ! | Carry |
| 00 | $!00$ | $!$ | 0 |
| 33 | $!33$ | ! | 0 |
| 01 | ! 01 | $!$ | 0 |
| 55 | $!55$ | ! | 0 |
| AA | $!A A$ | $!$ | 0 |
| 80 | $!80$ | $!$ | 0 |
| 80 | $!P F$ | ! | 0 |
| 12 | $!12$ | $!$ | 0 |
| 56 | ! 56 | $!$ | 0 |
| 9A | $!9 \mathrm{~A}$ | $!$ | 0 |
| FO | $!F O$ | ! | 0 |
| 02 | $!02$ | ! | 0 |
| FF | $!F F$ | $!$ | 0 |

TAP (Transfer Auxiliary Register to PH-PL)
Family: Stack Manipulation

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| -1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $m$ | $m$ | $X$ | 0 | 0 | $r$ | $r$ | $r$ | $r$ | $r$ | $B$ | $B$ | $B$ | $B$ |

Where $P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See Table 4)
$r=$ Source $A R$ register ( 00 to $1 F$ )
$B=B$ Register Selection (Used only during DM writes) Normally set to hex $F$, (1111) if not writing
$X=$ Don't Care

The current contents of the selected $A R$ register are transferred to the PH-PL pair. Note that the memory control bits function first. That is, the original $P H-P L$ pair will be the address of Data Memory for any read or writes, not the new contents being read from the selected $A R$.

Copyright e 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

TPA (Transfer PB-PL to Auxiliary Register)
Family: Stack Manipulation

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $c$ | $m$ | $m$ | $X$ | $C$ | $c$ | $r$ | $I$ | $r$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |

Where $P=$ Parity Bit (Odd Parity)
$c=P$ register Control (See Table this section)
$m=$ Data Memory Control (See Table 4)
$r=$ Destination $A R$ register (00 to $1 F$ )
$B=B$ Register Selection (Used only during DM writes) Normally set to hex $F$, (1111) if not writing
$X=$ Don't Care
$P$ register control bits
When the $P H-P L$ pair is transferred to the associated $A R$ register, the system programmer may elect to increment or decrement the contents of $P H-P L$. The $P$ register control bits gives the programmer a range of -3 to +3 for decrement or increment. The $P H-P L$ pair is adjusted after transfer from the $P A-P L$ register but prior to the entry into the $A r$ register. Thus, the original contents remains intact, and any Data memory Reads or Writes will always occur at the location originally pointed to by PH-PL.

Bit 14109

| 0 | 0 | 0 | No Effect |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | +1 to (PHPL) | then store - PH-PL not affected |
| 0 | 2 | 0 | +2 | " |
| 0 | 1 | 1 | +3 | * |
| 1 | 0 | 0 | No Effect |  |
| 1 | 0 | 1 | -1 to (PHPL) | then store - PH-PL not affected |
| 1 | 1 | 0 | -2 to (PHPL) | then store - PH-PL not affected |
| 1 | 1 | 1 | -3 to (PHPL) | then store - PH-PL not affected |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

TPS (Transfer PH-PL to System Stack)
Family: Stack Manipulation

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & & & 0 & & & & 7 & 7 & & m & m & x & & 0 & 0 & 0 & 0 & 0 & 0 & B & B & B & B
\end{array}
$$

Where $P=$ Parity Bit (Odd Parity)
$c=P$ register Control (See Table this section)
$m=$ Data Memory Control (See Table 4)
$B=B$ Register Selection (Used only during $D M$ writes)
Normally set to hex $F$, (1111) if not writing
$X=$ Don't Care
$P$ register control bits

When the PH-PL pair is transferred to the system stack, the system programmer may elect to increment or decrement the contents of $P H-P L$. The $P$ register control bits gives the programmer a range of -3 to +3 for decrement or increment. The $P H-P L$ pair is adjusted after transfer from the PH-PL register but prior to the entry into the system stack. Thus, the original contents remains intact, and any Data memory Reads or Writes will always occur at the location originally pointed to by PH-PL.

Bit 14109

| 0 | 0 | 0 | $N o$ | Effect |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | +1 | to (PHPL) then store - PH-PL not affected |
| 0 | 1 | 0 | +2 |  |
| 0 | 1 | 1 | +3 |  |
| 1 | 0 | 0 | No Effect |  |
| 1 | 0 | 1 | -1 | to (PHPL) then store $-P H-P L ~ n o t ~ a f f e c t e d ~$ |
| 1 | 1 | 0 | -2 | to (PHPL) then store - PH-PL not affected |
| 1 | 1 | 1 | -3 | to (PHPL) then store - PH-PL not affected |

The user has no control over the stack address register. The user must be warned to remove data placed on the stack during execution of the routine. The stack will have been incremented twice (Two bytes) upon execution of this instruction.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

TSP (Transfer System Stack to PH-PL)
Family: Stack Manipulation


```
32110
```



Where $P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See Table 4)
$B=B$ Register Selection (Used only during DM writes)
Normally set to hex $F$, (1111) if not writing
$X=$ Don't Care

The user has no control over the stack address register. The user must be warned to place data onto the stack prior to returning from a subroutine. The stack will have been decremented twice (Two bytes) upon execution of this instruction.

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

XOR (Exclusive OR registers)
Family Type: Register $A L U$

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| -1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $x$ | $x$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

Where $\quad P=$ Parity Bit (Odd Parity)
$m=$ Data Memory Control (See table 4)
A = Source Register A (See table 1)
$B=$ Source Register $B$ (See table 2)
$d=$ Destination register (See table 3)
$x x=C a r r y$ flag controls
1514 Carry Control
0 Normal, Initial Carry State not affected
01 Not Permitted (See SDC, SDCX makeups)
10 Clear Carry First , CC
11 Set Carry first ,CS
The following table outlines the results returned for various constants using the XOR instruction

| $!$ |  | $!$ |  | $!$ | Result |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $!$ | $R 0$ | $!$ | $R 1$ | $!$ | $R 2$ | $!$ | Carry |
| $!$ | $00!$ | 00 | $!$ | 00 | $!$ | 0 | $!$ |
| $!$ | 00 | $!$ | 01 | $!$ | 01 | $!$ | 0 |
| $!$ | 01 | $!$ | 00 | $!$ | 01 | $!$ | 0 |
| $!$ | 55 | $!$ | 55 | $!$ | 00 | $!$ | 0 |
| $!$ | $A A$ | $!$ | $A A$ | $!$ | 00 | $!$ | 0 |
| $!$ | 80 | $!$ | 01 | $!$ | 81 | $!$ | 0 |
| $!$ | 80 | $!$ | $F F$ | $!$ | $7 F$ | $!$ | 0 |
| $!$ | 12 | $!$ | 34 | $!$ | 26 | $!$ | 0 |
| $!$ | 56 | $!$ | 78 | $!$ | $2 E$ | $!$ | 0 |
| $!$ | $9 A$ | $!$ | $B C$ | $!$ | 26 | $!$ | 0 |
| $!$ | $F 0$ | $!$ | $D E$ | $!$ | $2 E$ | $!$ | 0 |
| $!$ | $02!$ | $F F$ | $!$ | $F D$ | $!$ | 0 | $!$ |
| $!$ | $F F$ | $!$ | $F F$ | $!$ | 00 | $!$ | 0 |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, Ks
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

XORX (Exclusive OR registers 16 bit)
Family Type: Register ALU

$$
\begin{array}{llllllllllllllllllllllll}
2 & 2 & 2 & 2 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hdashline- & 0 & 0 & 0 & 0 & 1 & 1 & 0 & x & x & m & m & d & d & d & d & A & A & A & A & B & B & B & B
\end{array}
$$

```
Where }P=P\mathrm{ Parity Bit (Odd Parity)
    m = Data Memory Control (See table 4)
    A = Source Register A (See table 1)
    B = Source Register B (See table 2)
    d = Destination register (See table 3)
    xx = Carry flag controls
```

1514 Carry Control
00 Normal, Initial Carry State not affected
01 Not Permitted (See SDC, SDCX makeups)
10 Clear Carry First
11 Set Carry first $\frac{, C S}{}$
The following table outlines the results returned for various constants using the XORX instruction


Copyright @ 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

XPA (Exchange PH-PL with Auxiliary Register)
Family: Stack Manipulation

| 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $p$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $c$ | $m$ | $m$ | $X$ | $c$ | $c$ | $r$ | $r$ | $r$ | $r$ | $r$ | $B$ | $B$ | $B$ | $B$ |

Where $P=$ Parity Bit (Odd Parity)
$c=P$ register Control (See Table this section)
$m=$ Data Memory Control (See Table 4)
$r=$ Destination $A R$ register (00 to $1 F$ )
$B=B$ Register Selection (Used only during DM writes) Normally set to hex $F$, (1111) if not writing
$X=$ Don't Care
$P$ register control bits
When the $P H-P L$ pair is transferred to the associated $A R$ register, the system programmer may elect to increment or decrement the contents of $P H-P L$. The $P$ register control bits gives the programmer a range of -3 to +3 for decrement or increment. The $P H-P L$ pair is adjusted after transfer from the $P H-P L$ register but prior to the entry into the $A r$ register. Thus, the original contents remains intact, and any Data memory Reads or Writes will always occur at the location originally pointed to by PH-PL.

Bit $14 \quad 109$

- 000 No Effect
$001+1$ to (PHPL) then store - PH-PL not affected
010 +2 "
0 1 1 +3 n n
100 No Effect
1011 to (PHPL) then store - PH-PL not affected
$110-2$ to (PHPL) then store - PH-PL not affected $111-3$ to (PHPL) then store - PH-PL not affected

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Table 1 A Bus

| 7 | 6 | 5 | 4 |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | $R 0$ |
| 0 | 0 | 0 | 1 | $R 1$ |
| 0 | 0 | 1 | 0 | $R 2$ |
| 0 | 0 | 1 | 1 | $R 3$ |
| 0 | 1 | 0 | 0 | $R 4$ |
| 0 | 1 | 0 | 1 | $R 5$ |
| 0 | 1 | 1 | 0 | $R 6$ |
| 0 | 1 | 1 | 1 | $R 7$ |

$1000 \mathrm{CL}-$
$1001 \mathrm{CH}-$
$1010 \quad C L \quad 1010 \quad C L$
1011 CH
$1100 \mathrm{CL}+$
$1101 \mathrm{CH}+$
$111000+$
$111100-$

Table 2 B Bus

3210
0000 RO
0001 Ri
$0010 \quad$ R2
0011 R3
0100 R4
$0101 \quad$ R5
0110 R6
0111 R7
$1000 \quad P L$

## PH

$1011 \quad$ CH
$1100 \quad$ SL
11015 SH
$1110 \quad K$
11110

Table 3 C Bus (Destination)
$11 \quad 10 \quad 0908$

| 0 | 0 | 0 | 0 | $R 0$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | $R 1$ |
| 0 | 0 | 1 | 0 | $R 2$ |
| 0 | 0 | 1 | 1 | $R 3$ |
| 0 | 1 | 0 | 0 | $R 4$ |
| 0 | 1 | 0 | 1 | $R 5$ |
| 0 | 1 | 1 | 0 | $R 6$ |
| 0 | 1 | 1 | 1 | $R 7$ |

1000001
$\begin{array}{lllll}1 & 0 & 0 & 1 & P H\end{array}$
$1 \begin{array}{lllll}1 & 0 & 1 & 0 & \text { ILLEGAL }\end{array}$
$1 \begin{array}{lllll}1 & 0 & 1 & 1 & \text { ILLEGAL }\end{array}$
$1 \begin{array}{lllll}1 & 1 & 0 & 0 & S L\end{array}$
$\begin{array}{lllll}1 & 1 & 0 & 1 & S H\end{array}$
$\begin{array}{lllll}1 & 1 & 1 & 0 & K \\ 1 & 1 & 1 & 1 & D U M\end{array}$
$\begin{array}{lllll}1 & 1 & 1 & 0 & K \\ 1 & 1 & 1 & 1 & D U M\end{array}$

All A register sources with a + after the mnemonics cause the $P H-P L$ pair to be incremented by +1 after the operation. All A register sources with a - after the mnemonics causes the PH-PL pair to be decremented by 1 after the operation.

Table 4 Memory control Data
1312
0 O NO $O p$
01 , RD Read
10 ,W1 Write Byte at current PHPL
11 ,W2 Write Byte at opposite PHPL pointed to pair

Table 5 Control memory
1009
00 NO $O p$
01 NO OP
10 ,WC Write $C M$
11 , RC Read $C M$

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

```
Appendix ii - Conditional Branch Examples
```

| A | $g$ |  | $B \mathrm{reg}$ |  | Instruction |  |  |  |  | ! BLRX!BLEX! |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R3 | R2 | $!$ | R5 | $R 4$ | ! BNR | ! BER |  | ER |  |  |  |  |
|  |  | $!$ |  |  | $!$ | $!$ | $!$ |  |  | $!$ |  |  |
| 00 | 00 | $!$ | 00 | 00 | $!n$ | $!\quad y$ | $!$ |  | $n$ | $!$ | $n$ | Y! |
|  |  | $!$ |  |  | 1 | $!$ | $!$ |  |  | $!$ |  | $!$ |
| 80 | 00 | $!$ | 00 | 00 | $!y$ | $!n$ | ! |  | $n$ | $!$ | $n$ | $n!$ |
|  |  | $!$ |  |  | $!$ | 1 | $!$ |  |  | $!$ |  | $!$ |
| 00 | 00 | $!$ | 80 | 00 | $y$ | $n$ | $!$ | $y$ | $y$ | ! | $y$ | y ! |
|  |  | $!$ |  |  | - | $!$ | $!$ |  |  | $!$ |  | $!$ |
| $F F$ | 00 | $!$ | 00 | 00 | $!\quad y$ | $!n$ | $!$ |  | $n$ | $!$ | $n$ | $n!$ |
|  |  | $!$ |  |  | $!$ | $!$ | $!$ |  |  | $!$ |  | $!$ |
| 00 | 00 | $!$ | FF | 00 | $!\quad y$ | $!n$ | ! | $y$ | $y$ | $!$ | $y$ | Y ! |
|  |  | $!$ |  |  | $!$ | $!$ | $!$ |  |  | $!$ |  | ! |
| 33 | 00 | $!$ | 55 | 00 | $!\quad y$ | $n$ | $!$ |  | $y$ | $!$ | $y$ | y! |
|  |  | $!$ |  |  | $!$ | , | $!$ |  |  | $!$ |  | ! |
| 55 | 00 | $!$ | 33 | 00 | $!3$ | $!n$ | $!$ |  | $n$ | $!$ | $n$ | $n!$ |
|  |  | $!$ |  |  | ! | 1 |  |  |  | $!$ |  | ! |
| 80 | 00 | $!$ | 85 | 00 | $!\quad y$ | $1 n$ | $!$ | $y$ | $y$ | $!$ | $y$ | Y! |
|  |  | $!$ |  |  | . | . |  |  |  | $!$ |  | ! |
| 85 | 00 | $!$ | 80 | 00 | $!\quad y$ | $!n$ | $!$ | $n$ | $n$ | $!$ |  | $n!$ |

In all the example above, the eight bit comparisons are defined as being the form:

Bxxx R3,R5
Whereas the 16 bit comparisons are:
BxxX R2,R4

Note that the above examples are not signed numbers. The magnitude is treated as an unsigned positive number in the range of 0 to 255 for eight bit comparisons, and 0 to 65535 for 16 bit comparisons.

Copyright $£ 1982,1983$ by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

Appendix iii Alphabetical Listing of Mnemonics

ADC
ADCX
AND
ANDX
BEH
BEL
BER
$B E Z$
BFH
BFL
BLER BLEX
BLR
BLRX
BNH
BNL
$B N R$
$B N Z$
BTH
$B T L$
CIO
DAC
DACX
DSC
DSCX
IADC

## IADD

IAND
IDAC
IDSC
IMUL
IOR
IXOR

```
2221 111111 11111111100000000 0000
```

2221 111111 11111111100000000 0000
3210}9887655432100981765443 210

```
3210}9887655432100981765443 210
```

$\left.\begin{array}{lllllllllllllllllllllll}p & 0 & 0 & 1 & l & 0 & 0 & 0 & x & \times m m & d & d & d & d & A & A & A & A & B & B & B & B \\ p & 0 & 0 & l & l & 0 & 1 & 0 & x & x & m & m & d & d & d & d & A & A & A & A & B & B & B\end{array}\right]$

p001 011110mmyyyy ydddzzdd
$p 0010000 \times x m m d d d d A A A A B B B B$

 $p 0010110 \times x \mathrm{~mm} d d d d A A A A B B B B$


Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

```
Appendix iv - Numerical Listing of Mnemonics
```

```
2}2212%\mp@code{1
32110
```

| $p$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $x$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $p$ | 0 | 0 | 0 | $x$ | $x$ | 0 | 0 | 0 |
| $p$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| $p$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $x$ |
| $p$ | 0 | 0 | 0 | $x$ | $x$ | 1 | 0 | 0 |
| $p$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| $p$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $x$ |
| $p$ | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| $p$ | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $x$ |
| $p$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| $p$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $x$ |
| $p$ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $x$ |
| $p$ | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| $p$ | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $x$ |
| $p$ | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| $p$ | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $x$ | | $x$ |  |
| :---: | :---: |
| 1 | 1 |
|  | $c$ |
| $x$ | $x$ |
| 0 | 1 |
| 1 | $c$ |
| $x$ | $x$ |
|  | $c$ |
| $x$ | $x$ |
| 0 |  |
| $x$ | $x$ |
| $x$ | $x$ |
| $x$ | $x$ |
| 1 | 0 |
| $x$ | $x$ | 1 mm


| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| $X$ | $c$ | $c$ | $r$ | $r$ | $r$ | $r$ | $r$ | $B$ | $B$ | $B$ | $B$ |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| $X$ | $c$ | $c$ | $r$ | $r$ | $r$ | $r$ | $r$ | $B$ | $B$ | $B$ | $B$ |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| $X$ | $c$ | $c$ | 0 | 0 | 0 | 0 | $O$ | $B$ | $B$ | $B$ | $B$ |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| $X$ | $c$ | $c$ | 0 | 0 | 0 | 0 | 0 | $B$ | $B$ | $B$ | $B$ |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| $X$ | 0 | 0 | $r$ | $r$ | $r$ | $r$ | $r$ | $B$ | $B$ | $B$ | $B$ |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |
| $X$ | 0 | 0 | 0 | 0 | 0 | 0 | $O$ | $B$ | $B$ | $B$ | $B$ |
| $d$ | $d$ | $d$ | $d$ | $A$ | $A$ | $A$ | $A$ | $B$ | $B$ | $B$ | $B$ |

DAC
DACX
$p 001100000 \times \times \mathrm{mm}$ $p 001100110 \quad x \times m \mathrm{~m}$
 p $00011 \quad 0 \quad 11100 \times \times 1 \mathrm{~mm}$ p 00011 $\begin{array}{llllllllllll}p & 0 & 0 & 1 & 1 & 0 & 0 & 0 & x & x & m & m \\ p & 0 & 0 & 1 & 1 & 0 & 1 & 0 & x & x & m & m\end{array}$ $\begin{array}{llllllllllll}p & 0 & 0 & 1 & 1 & 1 & 0 & 0 & x & \times m & m \\ p & 0 & 0 & 1 & 1 & 1 & 1 & 0 & \times & \times & m\end{array}$ $d d d d$ $\begin{array}{llllllll}A & A & A & A & B & B & B & B \\ A & A & A & A & B & B & B & B \\ A & A & A & A & B & B & B & B \\ A & A & A & A & B & B & B & B \\ y & d & d & d & z & z & d & d \\ A & A & A & A & B & B & B & B \\ A & A & A & A & B & B & B & B \\ A & A & A & A & B & B & B & B \\ A & A & A & A & B & B & B & B \\ \boldsymbol{x} & x & x & x & x & x & x & x\end{array}$

IOR SET IXOR IAND IADD p polo 00iti i mm $d d d d$ polo 00ii i imm polo $011 \mathrm{i} i \mathrm{imm}$
$d d d d$
IIII BBBB
$\begin{array}{llllllllllll}p & 0 & 1 & 0 & 0 & 1 & i & i & i & i & m & m \\ p & 0 & 1 & 0 & l & 0 & i & i & i & i & m & m\end{array}$
$d d d d$
IIII 1111
$010100 i \mathrm{i} i \mathrm{imm} d \mathrm{~d} d \mathrm{~d} I I I I \quad B B B B$ $p 010111 i i d i m m d d d d I I I I B B B B$

IDAC $\quad p 011$ a Qi $i \quad i \quad i m m d d d d \quad I I I I \quad B B B B$ IDSC $\quad p 011101 \mathrm{l} i \mathrm{i} i \mathrm{imm} d \mathrm{~d} d \mathrm{~d} I I I I I \quad B B B B$ IADC IMUL

| $p$ | 0 | 1 | $l$ | 0 | $l$ | $i$ | $i$ | $i$ | $i$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $p$ | 0 | 1 | $l$ | 1 | 0 | $i$ | $i$ | $i$ | $i$ | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |
| $p$ | 0 | 1 | $I$ | 1 | 1 | 0 | 0 | $c$ | 0 | $m$ | $m$ | $d$ | $d$ | $d$ | $d$ | $I$ | $I$ | $I$ | $I$ | $B$ | $B$ | $B$ | $B$ |

Copyright @ 1982,1983 by Computer Concepts Corporation Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation


$$
\begin{aligned}
& 1= \\
& 2<> \\
& 3<= \\
& 4<
\end{aligned}
$$



Copyright e 1982,1983 by Computer Concepts Corporation
Shawnee Mission, KS
No part of this document may be reproduced without the expressed written permission of Computer Concepts Corporation

