
IV.A.3M

Customer Engineering Division

J. Carter Thompson 326 Ilimano St. Kailua, HI 96734



DIAGNOSTICS 3.34

ADDRESSES

34

cpu RCB L9

apu voltage adjust

7.5

2236DVOCTAGE ADJ.

7.7

CABLE 13

PCB UST 122

MELLORY 6.23 Power up DIAG

Model 2200MVP

Maintenance Manual J. Carton T

J. Carter Thompson 326 Himano St. Kailua, HI 96734

WANG

REORDER NUMBER 729-0584



J. Carter Thompson 326 Ilimano St. Kailua, HI 96734

2200 COMPUTER

Model: MVP

J. Carter Thompson 326 Ilimano St. Kailua, HJ 96734

COMPANY PROPRIETARY STATEMENT

This document is the property of Wang Laboratories, Inc. All information contained herein is considered Company Proprietary, and its use is restricted solely to assisting you in servicing Wang products. Neither this document nor its contents may be disclosed, copied, revealed, or used in whole or in part for any other purpose without the prior written permission of Wang Laboratories, Inc. This document must be returned upon request of Wang Laboratories, Inc.

Customer Engineering Product Maintenance Manual

PREFACE

This documentation package for the 2200MVP Computer consists of five separate publications including a basic Product Maintenance Manual (PMM), along with a Service Newsletter (SN) and three Product Service Notices (PSN's) inserted at the end of the PMM. The five publications are as follows:

- 1. PMM 729-0584: This version of the 2200MVP Computer PMM contains a new Illustrated Parts Breakdown (IPB) for the 2200MVP-A to replace the original Bill of Materials (BOM) in Appendix E
- 2. SN 729-0586: 2200VP/MVP Fan Replacement With Large I/O Controllers
- 3. PSN 729-0813: Model 2236MXD (WL# 177-3236-1) MUX/Controller
- 4. PSN 729-0814: Model 22C32 (WL# 212-3012) Triple Controller
- 5. PSN 729-1020: Installation of Option "C" Into 2200 MVP System

The scope of this documentation package reflects the type of maintenance philosophy selected for this product (swap unit, printed circuit assembly, chip level or any combination thereof). It's purpose is to provide the Wang-trained Customer Engineer (CE) with instructions to operate, troubleshoot and repair the 2200MVP Computer.

Second Edition (January 1984)

This edition of the 2200MVP PMM obsoletes document numbers 729-0584, 729-0586, 729-0813, 729-0814, and 729-1020. The material in this document may only be used for the purpose stated in the Preface. Updates and/or changes to this document will be published as PSN's or subsequent editions.

This document is the property of Wang Laboratories, Inc. All information contained herein is considered company proprietary, and its use is restricted solely for the purpose of assisting the Wang-trained CE in servicing this Wang product. Reproduction of all or any part of this document is prohibited without the prior consent of Wang Laboratories, Inc.

[©]Copyright WANG Labs., Inc. 1984

5.6	ASSIGNMENT, ATTACHMENT, AND FOREGROUND/BACKGROUND PROCESSING5-9 5.6.1 ASSIGNMENT
5.7	"RELEASING" A TERMINAL5-11
5.8	"RELEASING" A PARTITION
5.9	"GLOBAL" PARTITIONS
5.10	"UNIVERSAL GLOBAL" PARTITIONS
5.11	USER PROGRAM EXECUTION
J • · ·	5.11.1 GENERAL
	5.11.2 SUBROUTINES
	5.11.3 THE TEXT POINTER, THE POINTER TABLE, & INTERNAL STACKS
5.12	ALLOCATION AND HANDLING OF PERIPHERALS5-20
	5.12.1 GENERAL5-20
	5.12.2 BACKGROUND PRINTING5-23
SECTION	
6.1	GENERAL INTRODUCTION6-1
6.2	MICROCODE DIAGNOSTICS6-1
	6.2.1 LOADING SYSTEM FILES6-1
	6.2.1.1 BOOTSTRAP SPECIAL FUNCTION KEYS6-2
	6.2.2 MICROCODE DIAGNOSTICS DESCRIPTION6-5
	6.2.3 USER DIAGNOSTICS6-6
	6.2.4 FIELD SERVICE DIAGNOSTICS6-6
	6.2.5 SPECIAL-FUNCTION KEY DEFINITIONS FOR BOOTSTRAP MENUS6-7
6.3	SYSTEM DIAGNOSTIC DISPLAYS6-9
	6.3.1 CPU DIAGNOSTIC6-9
	6.3.2 CONTROL MEMORY DIAGNOSTICS
	6.3.2.1 ADDRESSING
	6.3.2.2 MAT C&S
	6.3.2.3 ROWPAT
	6.3.3 DATA MEMORY (USER MEMORY) DIAGNOSTICS
	6.3.3.1 ADDRESSING
	6.3.3.3 ROWPAT
	6.3.4 DIAGNOSTIC ERROR MESSAGE INFORMATION & IDENTIFICATION
	OF FAULTY RAMS
	6.3.4.1 ERROR MESSAGE INFORMATION FOR CONTROL MEMORY TESTS
	6.3.4.2 ERROR MESSAGE INFORMATION FOR DATA MEMORY TESTS6-18
	6.3.4.3 MEMORY DIAGNOSTIC INTERPRETATION USING THE
	MEMORY ERROR CHIP IDENTIFICATION (MECI) PROGRAM6-2
	6.3.4.4 MEMORY DIAGNOSTIC INTERPRETATIONS BY DIAGRAM6-2
	6.3.5 REGISTER DIAGNOSTICS
	6.3.5.1 GENERAL PURPOSE REGISTERS
	6.3.5.2 GENERAL REGISTERS ERROR DISPLAYS6-2
	6.3.5.3 AUXILIARY/STACK
	6.3.5.4 AUXILIARY/STACK ERROR DISPLAYS6-2
	6.3.5.5 STACK/AUXILIARY6-3
	6.3.5.6 STACK/AUXILIARY ERROR DISPLAYS6-3
6.4	BASIC-2 LANGUAGE DIAGNOSTIC DISPLAYS
6.5	2236D AND 2236MXD DIAGNOSTIC PROCEDURES6-3

SECTION	7 SYSTEM-LEVEL MAINTENANCE, ADJUSTMENTS, AND TROUBLESHOOTING
7.1	PREVENTIVE MAINTENANCE
7.2	SYSTEM LEVEL PREVENTIVE MAINTENANCE
7.3	ADJUSTMENTS
7.4	TROUBLESHOOTING THE 2200MVP
SECTION	8 UPGRADES/CONVERSIONS
8.2 MV	TO MVP CONVERSIONS
	00MVP EXPANDED MEMORY 8-2 8.3.1 BOOTSTRAP PROMS 8-2 8.3.2 OPERATING SYSTEM 8-3 8.3.3 DIAGNOSTICS 8-3 8.3.4 HARDWARE CHANGE 8-3 8.3.5 CONVERSION KITS 8-6
	X A 2236D CHARACTER SET A-1
	X B 2200MVP ERROR CODES B-1
	X C CPU MOTHERBOARD (6798) MNEMONICS
	XX D 2200MVP SIGNAL RUN LIST
	X E BILL OF MATERIALS E-1
	IX F ELECTRICAL SCHEMATICS AND ASSEMBLY DRAWINGS F-1
	IX G 2200MVP-128/512 G-1
	IX H 2275 MULTIPLEXER/MULTIPLEXER EXTENDER OPTION
APPEND:	IX I CPU/MEMORY PCB UPGRADE OPTIONS I-1

SECTION 3 SYSTEM INSTALLATION

3.1 GENERAL

This section contains installation, checkout, and system interconnection instructions for the Model 2200MVP computer system. Because of the wide range of peripherals available to this system, it would be impractical to present here a full installation procedure for each. All available peripherals are fully documented in other Wang or OEM publications. For complete information on any specific peripherals, refer to the 2200MVP SYSTEM-LEVEL DOCUMENTATION list, contained in the preface of this manual.

3.2 UNPACKING AND INCOMING INSPECTION

Each peripheral model has its own inspection procedure. Refer to the maintenance publications named in the 2200MVP System-Level Documentation list for specific unpacking and inspection procedures. In all cases, the critical assemblies must be inspected, first for damage and then for proper adjustment.

The following general guidelines for unpacking and inspection apply to all 2200MVP system units:

- A. Check to be certain that all equipment (peripherals, cables, stands, etc.) has been delivered.
- B. Unpack each unit, using extreme caution, especially with the workstations. For shipping, larger peripherals are generally bolted to wooden skids and enclosed in cardboard shipping boxes. Carefully remove these packing containers, using pry bars and open-end wrenches as needed.

- C. Inspect each unit for shipping damage. Immediately report any physical damage to the shipping carrier and the Home Office.
- D. Move the units to their permanent locations. During transit, protect the cabinets from scratches, keeping the protective wrapping on the units until they are in their final positions.
- E. Remove the covers from the CPU and other peripheral devices.

 Remove any shipping clamps. Inspect the units for damaged or loosened assemblies. Also check for loose hardware. Ensure that the units are throughly clean. Be certain that each printed circuit board, including the power supply board, is in its proper location and fully seated.
- F. Assemble the peripherals, as necessary. For workstations, this step will include the installation of PC boards; for other peripherals, this step will include the installation of accessories, such as paper racks for printers.
- G. Inspect the storage media (diskettes, tapes, etc.) for damage.
- H. Check the electrical wiring of the computer room to ensure that the electrical requirements of the 2200MVP system will be met. Pay particular attention to grounding. This topic is covered in detail in Section 2.
- H. Set the device switches and baud rate switches where applicable, as described in the following paragraphs. Also where applicable, set the AC voltage (115/230) and line frequency (50Hz/60Hz) switches.
- I. Route peripheral cables to the CPU as described in section 3.5.

3.3 BAUD RATE SELECTION

Four 2236D Terminals can be attached to one 2236MXD controller, and a maximum of two 2236MXD controllers may be used in a 2200MVP system.

The baud rate setting of the each port of the 2236MXD controller must match the baud rate setting of its corresponding terminal. For systems used in local operation (without modem), the baud rate may be set as high as 19.2K baud, regardless of cable length. For remote operation, the baud rate of the terminal must be set to match the baud rate of the modem. Asynchronous communications modems are available for transmission speeds as high as 2400 baud.

3.3.1 2236D TERMINAL 5-BANK BAUD RATE SWITCH

Set the baud rate switch on the 7292-1 board of each 2236D Terminal. When the terminal cover is on, access to the baud rate switch is through the large plug-button on the rear of the cover. See Figures 3-1 and 3-2. Set the switches of the five-bank switch as follows:

Switch:	1	2	3	4	5	Baud Rate
	ON	OFF	OFF	OFF	OFF	300
	ON	OFF	OFF	OFF	ON	600
	ON	OFF	OFF	ON	OFF	1200
	ON	OFF	OFF	ON	ON	2400
	ON	OFF	ON	OFF	OFF	4800
	ON	OFF	ON	OFF	ON	9600
	ON	ON	ON	OFF	ON	19.2K

In all cases switch 1 is ON to enable parity error detection. Switch 1 must always be ON for proper operation.




FIGURE 3-1 ACCESS TO THE BAUD RATE SWITCH




FIGURE 3-2 BAUD RATE SWITCH SETTINGS FOR THE 2236D TERMINAL




FIGURE 3-3 2236MXD CONTROLLER - BAUD RATE SWITCH IDENTIFICATION

3.3.2 2236MXD CONTROLLER BAUD RATE SWITCHES

For baud rate selection, there are three 8-bank switches (a total of 24 individual switches) located on the 7290-1 controller board. These switches comprise four groups of six switches each, with each group corresponding to a RS-232-C connector on the top panel. The switches in each group are labeled for specific baud rates: 300, 600, 1200, 2400, 4800, or 9600. See Figure 3-3.

Set the controller baud rate switches. Only one switch in any group of six may be ON at any one time. Remember that the baud rate setting for each connector must match the baud rate setting of the corresponding terminal.

NOTE:

The \$800 switch setting is used for both 4800 and 19.2K baud. The selected rate depends on the position of jumper A13, located between IC's L18 and L19. See Figure 3-3.

3.4 DEVICE ADDRESSES

During system installation, a two-digit (HEX) device address must be set on the controller card for each peripheral device. The following paragraphs pertain to device selection. The first part of this section presents background information about device selection codes; the last part of the section is devoted to the actual procedures for setting device addresses.

3.4.1 DEVICE SELECTION CODES

The controller for each peripheral attached to the CPU is assigned a unique Device Selection Code, consisting of three hexadecimal digits. The device selection code is in the form XY_1Y_2 , where X is the Device Type (or Device Class) and Y_1Y_2 is the Device Address (also called unit address or hardware address).

TABLE 3-1 SUMMARY OF DEVICE-TYPE CODES (DEVICE CLASSES)

1 st HEX DIGIT (X)	CATEGORY
0	Used with workstations (CRT and keyboard). Outputs a line feed (HEX OA) after each carriage return. Also used with nine-track tape drives.
1	Not used.
2	Used with printers and output writers that internally generate a line feed following a carriage return. Outputs a null character (HEX 00) after each carriage return.
3,B	Used with disk drives and diskette drives.
4	Used with plotters and plotting writers. Plotting writers normally use type 4 (to plot) or type 2 (to print). System generated Carriage Return (HEX OD), Line-Feed (HEX OA), and Null (HEX OO) characters are suppressed.
5	Not used.
6	Reserved for card readers; not used in MVP.
7	Reserved for certain output applications; not used in MVP. Does not output any extra character after a Carriage Return (HEX OD) is output.
С	Used with certain plotter operations.

TABLE 3-2 SUMMARY OF DEVICE-ADDRESS CODES

	MODEL #	DESCRIPTION	USUAL HEX ADDRESS	ALTERNATIVE HEX ADDRESSES
CRT's	2236D*	Interactive Terminal CRT Keyboard Local Printer/Plotter	05 01 04	111
	2282	Graphic CRT	13	14, 15
Printers	2221W	Matrix Line Printer: 132 col/200 cps	15	16
	2231W-1 -2 -3 -6	Matrix Line Printers: 112 col/120 cps 132 col/120 cps 132 col/120 cps 132 col/70 cps	· 元	16
	2251	Matrix Line Printer: 40 col/110 cps	15	16
	2261W	Matrix Line Printer: 220 LPM	15	16
	2263-1 -2	Chain Line Printers: 400 LPM 600 LPM	15	16
Plotters	2232B	Digital Flatbed Plotter (31"x48")	13	11
	2272-2	Triple Pen Drum Plotter	13	14, 15
Output Writers	2201L 2271 2271P	Output Writer: 156 col/15 cps Bidirectional Output Writer: 15 cps Bidirectional Plotting Output Writer:	51 51	16 16
	2281	15 cps Daisy Output Writer: 30 cps	2 5	16 16
	2281P	Daisy Plotting Output Writer: 30 cps	15	16

These addresses are not user modifiable.

TABLE 3-2 SUMMARY OF DEVICE-ADDRESS CODES (continued)

	MODEL #	DESCRIPTION	USUAL HEX ADDRESS	ALTERNATIVE HEX ADDRESSES
Controllers 2227B	2227B	Buffered Asynchronous Communications Controller	10	1A-1F
	2228B	Synchronous/Asynchronous Communications Controller	51	1A-1F
	2228C	Synchronous/Asynchronous Communications Controller	51	1A-1F
	2230MXA-1 MXB-1	Disk Multiplexer Controllers	10	10-70
	2236MXD*	Interactive Terminal Multiplexer	01-07	41-47
Storage Devices	2209A 2260BC 2260C 2280 2270A-1D -2D	Nine-Track Tape (1600 BPI-PE) F/R Disk Drives (2.5, 5, 10 or 20 Mbytes) F/R Disk Drives (2.5, 5, 10 or 20 Mbytes) F/R Disk Drives (30, 60, or 90 Mbytes) Wang-IBM 3740 Compatible Diskette Drives .25 Megabytes .50 Megabytes	7B 10 10 10	7D, 7F 10-70 10-70 10-70

* All listed addresses are used by one device.

The device-type digit is used by the Operating System to determine which internal system I/O routines will be used to control the peripheral. This digit is needed because the various peripheral devices on the system often require different control procedures for performing an input/output operation. For example, a device-type digit of 3 indicates to the Operating System that the peripheral is a disk. Device type codes are summarized in Table 3-1.

The last two digits correspond to the actual unit's device address, which must be set on each device controller card in the 2200MVP CPU. The device address is used to electronically select the peripheral for operation. A unique device address must be assigned to each peripheral attached to the system.

When the 2200MVP is first turned on (Master Initialized), a set of default device addresses are supplied to the Master Device Table by the Operating System. These addresses will be valid in the system until changed in the Master Device Table or in the user's Local Device Table. Some addresses, like the local printer address of 204, are not modifiable by the user. See Table 3-2.

A system with one device belonging to a particular device class uses the first address for that class. Additional devices belonging to the same class are assigned the alternative address, as listed in Table 3-2.

3.4.2 SETTING THE DEVICE ADDRESS SWITCHES

Controller boards generally have device address switches like the ones shown in Figure 3-4.

The three-digit device selection code (XY_1Y_2) is treated as follows:




FIGURE 3-4 TYPES OF CONTROLLER ADDRESS SWITCHES

TABLE 3-3 HIGH ORDER SWITCHES

HEX VALUE	80	40	20	10
SWITCH #	SW8	SW7	SW6	SW5
HEX DIGIT				
	İ		<u> </u>	
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1 1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
В	1	0	1	1
С	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	. 1	1

1 = Switch is ON; 0 = Switch is OFF

- X The most significant digit of the hex address. It is used by the Operating System to identify the device type of the peripheral. This digit is not used in device-address switch settings.
- Y₁ The next most significant digit of the hex address. This digit, broken down into four binary bits, determines the setting of switches 8 through 5. See Table 3-3.
- Y₂ The least most significant digit of the hex address. This digit, broken down into four binary bits, determines the settings of switches 4 through 1. See Table 3-4.

TABLE 3-4 LOW ORDER SWITCHES

	TABLE 3-4	FOM OVDEV	DMITICHED	
HEX VALUE	8	4	2	1
SWITCH #	SW4	SW3	SW2	SW1
HEX DIGIT				
			r.	
			;	1
0	0	0	0	0
1	0	0	Ò	1
2	0	0	1	0
3	0	0	1	1
4	o	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1 1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
В	1	0	1	1
С	1	1	o	0
D C	1	1	0	1
E	1	1	1	0
F	1	1	1	1

1 = Switch is ON; 0 = Switch is OFF

The device address conventions used in the 2200MVP system are as follows:

2236MXD TERMINAL CONTROLLERS

Each 2236MXD Terminal Controller can support a maximum of four 2236D Interactive Terminals. When the system has four or less 2236D terminals, one 2236MXD controller is used. When the system has five to eight 2236D terminals, two 2236MXD controllers are used.

The 2236MXD controller address is set by means of a five-bank switch. See Figure 3-5. For systems with a single 2236MXD controller, set the controller address switches to 00; that is, all five switches in the bank must be OFF.

In systems using two 2236MXD controllers, set the address switches of the primary controller (the one with the system terminal in connector #1) to 00 (all switches OFF). Set the address switches of the other controller to 40 (switch #1 is ON; all others are OFF).




FIGURE 3-5 SETTING THE DEVICE ADDRESS OF THE 2236MXD CONTROLLER

Note that the physical device address set on the controller is not the address specified in a program for access to the 2236D terminal CRT, keyboard, and local printer. The programmable device addresses for all terminals are: 005 for a CRT; 001 for a keyboard; and 204 for a local printer. The Operating System translates these programmable addresses into the appropriate physical controller addresses.

PRINTERS

The system printer normally has the program address 215; therefore, the unit address switches of the 7079 Printer Controller must be set to HEX 15. In a configuration with two system printers, the address switches of the second printer controller would be set to HEX 16. As stated earlier, local printers (printers connected to the back of a 2236D Terminal) do not have any address switches but respond to an address of 204 under program control.

DISKS

If the diskette drive is the only disk unit on the system, the first (or leftmost) drive slot normally has the address 310, while the second drive slot has address B10. A third diskette drive slot will be addressed by 350.

If there are two separate disk drives in the system, one 6541-2 Disk Controller is to be set at 310 and the other at 320. For drives containing fixed (F) and removable (R) disk cartridges, device type 3 designates the fixed platter and the device type B designates the removable platter. In a configuration with two drives, the programmable addresses would thus be: 310 & B10 for the first drive; and 320 & B20 for the second drive.

The procedures for addressing disks when more than one s contained in the system are fully discussed in the 2200VP/MVP Disk Reference Manual.

PLOTTERS

Plotters are normally addressed by 413 or 414. For more specific addressing instructions, refer to the maintenance manuals listed in the preface of this manual.

3.5 SYSTEM CABLE INSTALLATION

A comprehensive listing of system cables is presented in Section 1 of this manual. For complete information on the installation of specific peripherals, refer to the 2200MVP System-Level Documentation list.

If peripheral I/O cables are routed through conduit, ceilings, walls, or floors, it will may be necessary to install connectors on the ends of these cables. This procedure is given in the next paragraph.

3.5.1 I/O CABLE CONNECTOR INSTALLATION

To install the I/O connectors, use a Champ Palm Grip Insertion Tool (PN 726-9412). The tool consists of a palm inserter, a lanyard, and an index slide. See Figure 3-6.

1. Position the connector in the index slide, attach the I/O cable to the slide, and then slide it into the palm inserter as indicated in Figure 3-7.

The I/O cable should be placed so as to allow 1/2 inch of sheathing to extend beyond the stabilizer. Four inches of unsheathed twisted pairs should be allowed for correct use of this tool.

- 2. Orient the palm inserter with the connector, making certain that a contact about to receive a wire is on the same side as the wire slot in the inserter.
- 3. Align the contact to be terminated with the index mark on the palm inserter.
- 4. Place the palm inserter so that the pusher faces towards the heel of your hand, and your fingers should grip the base (allow the wire discharge chute to extend through your fingers).




FIGURE 3-6 INSERTION TOOL





FIGURE 3-7 CONNECTOR INSTALLATION






FIGURE 3-9 WIRING OF THE 2236 (RS-232-C) CABLE CONNECTOR

- 5. Select a wire of the proper color or number (see the cable assembly diagrams in the rear of this manual) and insert the wire through the wire slot and discharge chute; do this until all slack is out of the wire.
- 6. Make certain the contact and wire are centered on the index mark, and then squeeze the palm inserter until the pusher is bottomed.
- 7. Release your grip, allowing the pusher to retract.

NOTE:

If the palm inserter jams during this step, rotate the ratchet release in a clockwise direction with a hex wrench (supplied with the kit); this should effect release.

- 8. Remove the scrap wire from the discharge chute.
- 9. Repeat steps 1 through 8 until all contacts have been terminated on that side of the connector.
- 10. With the pusher released, remove the index slide and connector from the palm inserter.
- 11. Perform steps 1 through 10 for contacts on the other side of the connector.
- 12. After all contacts have been terminated, loosen the cable clamp and remove the index slide.
- 13. Inspect each termination, making sure that each wire has been FULLY inserted into BOTH wire slots of its contact (See Figure 3-8) and that all wires have been cut to the proper length (no exposed wire strands should be visible). Also, make sure that the insulation is NOT cut in any area other than the slot insertion area. Finally, make sure that the contacts are not crushed or deformed.




FIGURE 3-8 INSPECTING THE TERMINATIONS

If a faulty termination is found, carefully remove the wire and contact from its connector. Install another contact, trim 1/8 inch off the end of the faulty wire, and reinstall that wire, using steps 2 through 8.

- 14. Before the cover is installed on the 2236MXD connector, the I/O cable ground shield must be soldered to a ground lug, and that lug must be attached to the connector by one of the two screws.
- 15. Install a connector cover over the finished connector.
- 16. Connector installation is now completed.

NOTE:

The connectors for the 2236D Interactive Terminal are soldered on, and the cable insertion tool is not needed. The wiring diagram for the RS-232-C connector is shown in Figure 3-9.

3.6 MVP-A CHASSIS REQUIREMENT

The following paragraphs present a simplified method for determining whether or not the proper CPU chassis has been selected; that is, whether the system configuration requires the MVP Standard Chassis or the MVP-A Chassis. Ideally, this calculation should have been performed at the time the system was sold to the customer. Yet, because power supply damage will result if the total current demand of the controllers exceeds the rating of the chassis, it is important to perform this handy check prior to power-on testing of the system.

In this procedure, each peripheral controller is assigned a "configuration weight". All of the individual peripheral configuration weights are then added together to arrive at a "system configuration weight". The standard 2200MVP CPU will support a maximum system configuration weight of 100. If the system configuration weight exceeds 100, an MVP-A Chassis must be used.

The following listing specifies the configuration weights of most of the available 2200MVP peripherals.

	DESCRIPTION	CONTROLLER	RATING
CRT's			
2236D	Interactive Terminal	2236MXD	18
2282	Graphic CRT	22002	6
Mass Storage I	Devices		
2209A	Buffered 9-Track		17
	1600 BPI		
2260BC 1	Disk Drive	22013	28
2260BC ½	Disk Drive	22013	28
2260BC	Disk Drive	22013	28
2260BC-2	Disk Drive (dual)	22013	28

	DESCRIPTION	CONTROLLER	RATING
Mass Storage I	Devices (cont.)		
2260C ‡	Disk Drive	22C12	28
2260C ½	Disk Drive	22C12	28
2260C	Disk Drive	22012	28
2260C-2	Disk Drive (dual)	22C12	28
2270A-D	Diskette Drive	22003	4
2280-1,-2,-3	Disk Drives	22C14	5
Output Devices	<u>s</u>		
2201L	Output Writer	22002	6
2221W	Matrix Printer	22002	6
2231W (All)	Matrix Printer	22002	6
2232B	Flatbed Plotter	22001	8
2251	Matrix Printer	22002	6
2261W	High Speed Matrix	22002	6
2263-1,-2	High Speed Matrix	22002	6
2271 & 2271P	Bidirectional Printer	22002	6
2272-2	Drum Plotter	22002	6
2281 & 2281P	Daisy Wheel Printer	22C02	6
Interfaces			
2227 - B	Async TC		8
2228-B	Bisyne TC		16
2228-C	Bisyne TC		18
2220-0	Disylic 10		10
Multiplexer Co	ontrollers		
22C11	MVP Dual Controller		5
	(Printer, Diskettes)		
2230MXA-1	Disk Multiplexer Contro	oller	8
2230MXB-1	Disk Multiplexer Contro	oller	5

This list should be used in the following manner. First, make a list of all the peripherals that the system configuration contains, along with their ratings. Secondly, determine if dual controllers are being used. When these controllers are used, substitute their ratings in place of the ratings for the single peripheral controllers. Add together the ratings of all devices in the system configuration. If the sum is over 100, be certain that an MVP-A Chassis is being used. Good judgement must be used on any configurations bordering the maximum. Some allowance should be left for future system upgrades.

Notes on the above listing:

- a. Four Model 2236D Interactive Terminals may use a single 2236MXD Controller, which has a rating of 18.
- b. Local printers, which are connected to 2236D Terminals, do not contribute to the total system configuration weight.
- c. Note that the 2260BC disk drive might include a 2230MXA-1 (rating of 8).
- d. Memory size of the 2200MVP CPU does not contribute any configuration weight, even for systems that contain the maximum memory size of 256 Kilobytes.
- e. One other consideration is the use of 2228B or 2228C and 2236D controllers. A system should never be configured which contains more than three of the these controllers in a standard MVP chassis, or five of these controllers in an MVP-A chassis.

NOTE:

For system upgrades, the MVP chassis must be exchanged for an MVP-A chassis, WL# 270-0451 (50Hz) or WL# 270-0452 (60Hz). A conversion kit (WLI #200-0322) is available containing an MVP-A chassis and a 210-7397 regulator (to replace the standard 210-6797). The MVP-A makes 20 amps available to the I/O.

Sample Calculations

1. Average MVP System

Component		Configured Weight
MVP-8 CPU		0
2236MXD Terminal M	ultiplexer	18
(for three 2236D	Terminals)	
2270A-1D Diskette	Dual Controller	5
2261W Printer	Dual Controller	
2260BC Disk	22C13	<u>28</u>
Total Config	ured Weight	51
Total Number	of I/O slots	Ħ

MVP-A Chassis is not required

2. Large MVP System

Component	Configured Weight
MVP-64 CPU	0
2 2236MXD Terminal Controllers	36
(for eight 2236D Terminals)	
2280 Disk Drive	5
2260BC Disk Drive	28
2230 MXA-1 Disk Multiplexer	8
2228B Bisynchronous TC	16
2209A 9 Track Tape Drive	17
2261W Matrix Printer	6
Total Configured Weight	116
Total Number of I/O slots	8
Required	

MVP-A Chassis is required

3.7 INSTALLATION/POWER-ON PROCEDURE

- 1. Be certain that the customer site has been prepared according to the the guidelines given in Section 2, and then place the system units in their assigned physical locations.
- 2. Set address switches on all I/O controllers per Section 3.4.2. Initially, plug only the first 2236MXD controller (address set to 00) and one disk controller into the CPU. Make sure the controllers are seated firmly. The system disk (or diskette) drive must be at address 310 or 320. Other peripherals and their respective controllers will be installed and tested in a later part of this procedure.

NOTE:

Set the baud rate switches in the 2236D terminals to match the baud rate switches in the 2236MXD controller.

3. Connect the 2236D terminals and system disk to their respective I/O controllers. Ensure that the peripheral cable connectors are securely fastened.

NOTE:

Be certain that the 2236D/2236MXD cable is installed correctly. One end of the cable is labeled MUX and the other end is labeled TER. Always insert the MUX end into the 2236MXD Controller and the TER end into the 2236D Terminal.

4. Make sure the AC power switches of all system units are in the OFF position, and then plug in all AC power cords.

NOTE:

Check peripherals to see that all (115/230) AC voltage switches and (50Hz/60Hz) line frequency switches are set to match the wiring at the customer site.

- 5. One at a time, turn on the AC power switch for each unit in this minimal system configuration, using the correct power-up sequence: first the CPU, then the disk, and then the terminals.
- 6. Check, and adjust if necessary, the voltages in the CPU and 2236D terminals per voltage adjust procedure in section 7.3.2. Replace the top covers when this has been completed.
- 7. At this point, the 2236D Terminal connected to port #1 of the 2236MXD should be displaying in the upper left corner:

MOUNT SYSTEM PLATTER PRESS RESET

If this message is not displayed, turn the AC power switch of the CPU to OFF. After 4 or 5 seconds, turn the switch back on. If the message is still not displayed, refer to sections 3.9.1 and 7.4.1.

8. When the message:

MOUNT SYSTEM PLATTER PRESS RESET

is displayed, place the System Platter Diskette (701-2294H) into the system diskette drive and press the RESET key on the keyboard.

- 9. The message "KEY SF'?" should now be displayed.
- 10. There are only three selections that can be made with the function keys when the "KEY SF'?" message is displayed. BASIC-2 can be loaded, the User Menu of diagnostics can be loaded or the Field Service Menu of diagnostics can be loaded. The operator should now select the User menu (SF'16 SF'19 for disk address of 310, B10, 320, or B20, respectively). Refer to sections 3.9.2 and 7.4.1 in case of trouble.

The following should be displayed:

KEY SF'

USER DIAGNOSTIC MENU

'00 CPU DIAGNOSTIC

'02 DATA MEMORY DIAGNOSTIC

'O1 CONTROL MEMORY DIAGNOSTIC

11. Press SF'00

LOADING CPU DIAGNOSTIC (DATE)

should be displayed for approximately 5 seconds;

then,

CPU DIAG PASS LLLL

IMMED REG XX

REG INSTR XX

X-REG INSTR XX

MASK BR XX

REG BR XX

IMMED R/W XX

REG R/W XX

AUX/STACK R/W XX

should be displayed. See section 6.3.1 for interpretations of the CPU Diagnostic.

This test runs continuously until either an error occurs or RESET is keyed.

When satisfied that a sufficient number of successful test passes have occurred (5 to 10 minutes), key RESET. The User Menu is reselected by pressing the appropriate SF Key after each diagnostic; any other diagnostic may then be selected.

12. Press SF'01

LOADING CONTROL MEMORY DIAG (DATE)

should be displayed for approximately 5 seconds; then,

*** CONTROL MEMORY DIAGNOSTIC*** MEMORY SIZE = OXXXK

NO ERR'S PRESS 'P' TO PRINT ERRORS at ('T' FOR /204)

PRESS 'CONTINUE' TO START-

should be displayed. Press "CONTINUE" and the last line of the display should change to:

ADDRESSING TEST (PASS 0001)

Upon completion of this test, the prompt will be changed to:

MAT C&S TEST (PASS 0001)

Upon completion of this test, the last line of the display will change to:

ROWPAT TEST (PASS 0001)

These SF'01 tests are repeated in sequence until either an error occurs or RESET is keyed. When satisfied that a sufficient number of successful test passes have occurred (5 to 10 passes), key RESET. The User Menu should once again be reselected. See paragraph 6.3.2 for interpretations of the Control Memory diagnostic.

13. Press SF'02 (Data Memory Diagnostic)

The display should be similar to the one for the Control Memory diagnostic except that "CONTROL" will be replaced by "DATA" and the memory size will change.

SF'02 Data Memory Tests are also repeated in sequence until either an error occurs, or RESET is keyed. When satisfied that a sufficient number of successful test passes have occurred (5 to 10 passes), key RESET. See section 6.3.3 for interpretations of the Data Memory Diagnostic.

14. When all diagnostics listed in the User Menu have been completed, key RESET and select the Field Service Menu.

To load the Field Service Diagnostic Menu, key SF'28, SF'29, SF'30 or SF'31 for disk addresses of Hex 310, Bl0, 320, or B20, respectively.

After the appropriate SF' Key is pressed, the following will be displayed:

KEY SF'?

FIELD SERVICE DIAGNOSTIC MENU

'00 CPU D	IAGNOSTIC	¹ 05	MAT C	& S	8
'O1 ADDRE	SS 24	106	ROWPAT	8 1	
'02 MAT C	& S 24	'07	REGIST	ERS	
'03 ROWPA	Г 24	108	AUXILI	ARY	REGISTERS
'04 ADDRE	SS 8	109	STACK	REG:	ISTER

Note that User Diagnostics comprise merely the individual Field Service Diagnostic tests, not including the Field Service Register tests. Therefore, Register tests must be accessed from the Field Service Menu and run for any power-up and/or installation.

Tests initiated from the Field Service Menu are normally used for troubleshooting purposes.

15. Key SF'07. Once the Register Diagnostic is loaded and begins to execute, key RESET and then function key 15. The Register Diagnostics are chained together by this operation and will run sequentially just as the diagnostics in the User Menu did, stopping only on an error or RESET.

See section 6.3.4 for interpretations of the Register Diagnostics.

- 16. After running the Field Service Register diagnostics, key RESET and load BASIC-2. BASIC-2 is loaded by keying the coresponding SF' key ('00 for 310, '01 for B10, '02 for 320, '03 for B20).
- 17. Once BASIC-2 is loaded and "READY (BASIC-2)" is displayed, the system platter should be removed from the disk drive.
- 18. Place the disk which contains the BASIC-2 Language Diagnostic (701-2261) in the disk drive and key LOAD, RUN EXECUTE, at each 2236D Terminal.
- 19. When satisfied that a sufficient number of successful test passes have occurred, key HALT/STEP.
- 20. After the microcode diagnostics and the BASIC-2 Language Diagnostics have been executed without failure, turn the CPU power OFF and insert all remaining I/O Controllers.
- 21. Install all the remaining peripherals in the system configuration. Check and adjust the voltages of the other peripherals as described in their specific maintenance manuals, making mechanical checks and adjustments where applicable.
- 22. Power up the system. Again run the diagnostics in this section to check for proper system operation. Execute the peripheral diagnostics described in section 6.

3.8 BOOTSTRAP

A BOOTSTRAP, by definition, is a "technique or device designed to bring itself into a desired state by means of its own action."

In general, the Wang MVP BOOTSTRAP, is a set of microcoded routines loaded in three 1024 x 8 bit Intel 2708 PROMs. The purpose of the BOOTSTRAP is to handle four system functions and make available certain subroutines which are used for I/O operations.

IMPORTANT:

The BOOTSTRAP described is release 2.2 (R1 PROMS) of the VP/MVP Bootstrap, implemented in all MVP Systems on September 1, 1978.

The four system functions handled by BOOTSTRAP are:

- 1) Master Initialization (Power-On).
- 2) Reset (Initiated by depressing the RESET key on the keyboard).
- 3) Control and Data Memory Parity Error Detection.
- 4) Loading the desired system software (i.e., diagnostics, or BASIC-2) from disk and initiating their execution.

An explanation of each of the above functions follows.

3.8.1 MASTER INITIALIZATION

Master Initialization begins by turning the CPU power switch to the ON position. A branch to Control Memory address 8003 (HEX), located in the BOOTSTRAP PROMs, is executed and the BOOTSTRAP routine begins controlling and performing its various tasks.

The tasks performed by the Master Initialization routine in BOOTSTRAP are:

- a) To exercise the CPU to determine if any obvious malfunctions exist.
- b) To verify the BOOTSTRAP PROMs still maintain the desired data.
- c) To write zeros to all locations in Data Memory in preparation for subsequent Data Memory Reads.

If all Master Initialization tasks are completed satisfactorily, the prompt "MOUNT SYSTEM PLATTER CR/LF PRESS RESET" will be displayed.

3.8.2 RESET

Reset is initiated by depressing the RESET key located in the upper right hand corner of the keyboard. This action causes the execution of a branch to Control Memory address 8001 (HEX), located in BOOTSTRAP PROMs.

The tasks performed by Reset are:

- (a) To pass control to the loaded system program currently loaded, located in Control Memory (BOOTSTRAP, Microcode Diagnostics, or BASIC-2).
- (b) To allow the user to recover from any of the various system error conditions which may be encountered.
- (c) To abort a BOOTSTRAP load.

Should task a) be called for, the user may expect those messages and/or actions designed into the particular system program, that is, a display a menu of user-selectable software (key Special Function), or for instance, a return to a starting point in the current software in Data Memory.

Otherwise, whenever task b) is to be performed, the user is expected to inform the BOOTSTRAP of what action to take (by keying a Special Function, for instance).

If the expected response does not occur on RESET, consult section 3.9.2 and 7.4.1.

3.8.3 CONTROL AND DATA MEMORY PARITY ERRORS

In both Data and Control Memory a bit has been set aside, called the parity bit, to aid in error detection.

In Control Memory, bit 24 is set aside for parity; it is turned on whenever the even number of the remaining bits turns on. This is called ODD Parity. This bit must be properly set when writing the instruction into Control Memory.

In Data Memory, a ninth bit is used in the same manner as described above. However, the hardware determines and sets this bit, whenever a write is executed into Data Memory.

Whenever the system detects bad parity in Control Memory, during an instruction fetch, a branch is made to location 8000, located in the BOOTSTRAP PROMS. The BOOTSTRAP will then perform its designated task.

Similarly, whenever the system detects bad parity in Data Memory, during a read from Data Memory, a branch is made to location 8002, located in the BOOTSTRAP PROMS. The BOOTSTRAP will then perform its designated task.

Whenever a trap to location 8000 and 8002 is executed by the system, the appropriate display is made.

3.8.4 LOAD SYSTEM FILES

Whenever the operator has made a response to the BOOTSTRAP requesting a system file to be loaded, the following tasks are performed.

- a) Check if the disk is ready.
- b) Verify whether the file exists on the mounted platter.
- c) Load the file into Control and/or Data Memory.
- d) Verify Control Memory checking instruction parity and built in CRC and LRC checksums.
- e) Check Data Memory Parity.
- f) Pass control to the newly loaded system file.

3.9 BOOTSTRAP ERROR MESSAGES AND RECOVERY

Three types of errors and five possible error messages can be reported by BOOTSTRAP. These error types--initalization, reset, and system--are discussed below.

3.9.1 INITIALIZATION ERRORS

The BOOTSTRAP, during Master Initialization, fails to display the complete

MOUNT SYSTEM PLATTER PRESS RESET

message upon the CRT.

This error implies that some function of the MVP has failed. This may be either a CPU-related error or an I/O-related error.

In some cases, a device address may need to be corrected and the system powered on again.

The Master Initialization sequence is described on the following pages.

MASTER INITIALIZATION

Step-By-Step Breakdown of Function

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES	
	1. Power On Trap to 8003.	 Hardware Trap Failure. Branch Instruction Failure. 	
CLEAR SCREEN	2. Enable CRT, Clear Screen and Display "M".	2. CRT Address is wrong. I/O Register Failure. I/O Lines are Bad. CIO Instruction Failure.	
±W ₁₁	3. Test 24-Bit Parity Trap. Execute IC 800F which has Bad Parity.	Parity Checking Logic Failure. Hardware Trap Failure. TSP Instruction Failure (IC + 1 stored in stack) PC's may not hold IC retrieved from Stack. Compare Instruction Failure.	from Stack.
"OM"	4. Test Subroutine Branch and Subroutine Return Instructions.	4. Subroutine Branch Instruction Fallure. Subroutine Return Instruction Fallure. Stack Failure.	Fallure. Fallure.
#UOM!	5. Clear CH, CL Parity Bits.	5. Write/Read Data Memory Fallure.	
"MOUN"	6. Check File Registers.	6. Register Instruction Fallure. Register Chip Fallure. Compare Instruction Fallure.	
"MOUNT"	7. Check PC Incrementing on the A-BUS.	7. PC Chip Failure. LPI Instruction Failure. Register Instruction Failure. A-Bus Increment Hardware Failure. Compare Instruction Failure.	ů
"S TNUOM"	8. Test Auxiliary Registers.	8. Auxiliary/Stack Chip Failure. PC Chip Failure. Auxiliary Register Instruction Compare Instruction Failure.	Fallure.

MASTER INITIALIZATION Step-By-Step Breakdown of Function (Continued)

CRT DISPLAY	SEQUENCE OF OPERATION	POSSIBLE FAILURES
"MOUNT SY"	9. Test Binary ALU.	9. Binary ALU Failure. AC, ACX, AI, SC or SCX Instruction Failure. Compare Instruction Failure.
"Mount sys"	10. Test Stack.	<pre>10. Auxiliary/Stack Chip Failure. PC Chip Failure. Stack Instruction Failure. Compare Instruction Failure.</pre>
"MOUNT SYST"	ll. Test Decimal ALU.	11. Decimal ALU Failure. DAC, DACI, DACX, DSC, DSCI or DSCX
"MOUNT SYSTE"	12. Test Binary Multiply.	Instruction Failure. Compare Instruction Failure. 12. Multiply Hardware Logic Failure. M OR MI Instruction Failure. Compare Instruction Failure.
"MOUNT SYSTEM"	13. Test Shift.	13. Shift Logic Error. Compare Instruction Failure.
"MOUNT SYSTEM "	14. Verify PROM.	14. PROM Chip Failure.
"MOUNT SYSTEM P"	15. Zero 8-Bit Data Memory.	15. SR Failure. Bad IC's.
"MOUNT SYSTEM PLATTER" "PRESS RESET"		
	16. Write/Read Control Memory.	16. WCM/RCM Instruction Failure. Stack Failure. Auxiliary Register Failure. PC Chip Failure. SB Instruction Failure. Compare Instruction Failure.

MASTER INITIALIZATION Step-By-Step Breakdown of Function (Continued)

17. System Loops, diagnosing data and control memory. To resume depress RESET. (This aids in initializing the disk).	CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
		17. System Loops, diagnosing data and control memory. To resume depress RESET. (This aids in initializing the disk).	

3.9.2 RESET ERRORS

During the Reset function, when the operator has properly responded to the "KEY SF'?" message by keying the desired special function key:

The hexdigit display of the keyed special function did not appear upon the CRT.

This implies that the special function key was not depressed sufficiently, or the 2236D or 2236MXD may be defective, or an SF' key not defined was depressed.

NOTE:

During the RESET function, several of the SYSTEM ERROR messages may appear. If one does, consult the recovery procedure for that particular message, given in section 3.9.3.

The system reset sequence is described on the following pages.

SYSTEM RESET Step-By-Step Breakdown of Function

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
	1. Reset has been keyed while BOOTSTRAP is in control.	1. Reset Trap Error.
Clear Screen		
	2. Enable Keyboard (address = 01) and accept Special Function key input. Operator keys the desired SF key.	2. Inactive SF 1s keyed. Keyboard address 01.I/O Register Failure.I/O Lines Failure.CRB or KFN Failure.
	NOTE: if any undefined SF' key is despressed, the "KEY SF" message re-appears and step 2 must be repeated.	Keyboard Failure.
*"KEY SF'?" name platter		
	3. Enable specified disk.	3. Improper disk address. I/O Register Failure. I/O Lines Failure. Disk Not Powered On. Disk Not Ready.
	4. Search disk for desired file. If file cannot be found, Step 2 is repeated.	<pre>4. Wrong Special Function key depressed. Wrong disk mounted.</pre>

*The name of the file to load and the platter to load from is displayed.

SYSTEM RESET
Step-By-Step Breakdown of Function
(Continued)

		 			
	POSSIBLE FAILURES	5. I/O Register Failure. I/O Lines Failure. Disk Problems.	6. Memory Failure. WCM/RCM Instruction Failure.	7. Memory Fallure. Read/Write Instruction Failure.	
(Continued)	SEQUENCE OF OPERATIONS	5. Load desired file from disk into Memory NOTE: System files should contain a comment block containing file date. If a disk error results, the system error message will appear. Consult Error Recovery, for proper procedure. If a parity error occurs during loading 'P' will be displayed and the previous sector will be reloaded. If no control memory data is found, skip to step 9.	6. Verify Control Memory. (Parity, LRC & CRC). If an error results, the system error message will appear. Consult Error Recovery, for proper procedure.	7. Check 8-Bit Data Memory. If an error results, the system error message will appear. Consult Error Recovery, for proper procedure.	8. Control is passed to loaded system file which now takes over control. Consult proper system file documentation. (Address = 3000)
	CRT DISPLAY	"KEY SF1?" name platter			

SYSTEM RESET
Step-By-Step Breakdown of Function
(Continued)

CRT DISPLAY	SEQUENCE OF OPERATIONS	POSSIBLE FAILURES
	9. Display Diagnostic Menu listing upon CRT.	
"KEY SF'?"		
	10. Enable Keyboard (address = 01) and accept Special Function key input. Operator keys the SF key of the desired diagnostic.	10. Inactive SF is keyed. Keyboard (address = 01) I/O Register Failure. I/O Lines Failure. CRB OR KFN Failure. Keyboard Failure.
"KEY SF'?" name platter		
	11. Go to Step 4.	

3.9.3 SYSTEM ERRORS

The third grouping of error conditions is reported to the operator via a SYSTEM ERROR message on the CRT.

First, should memory fail, the following message will appear:

*** SYSTEM ERROR MMMM XXXX ***

PRESS RESET

where MMMM - PECM = Parity Error Control Memory

PEDM = Parity Error Data Memory

VECM = Verify Error Control Memory

VEDM = Verify Error Data Memory

XXXX - Various error information pertinent to the type of error.

Secondly, a disk error will result in the following message being displayed:

*** SYSTEM ERROR DISK OOXX ***

PRESS RESET

where OOXX - is the Disk Error Code

The procedure used to recover from these SYSTEM ERRORS is similar. Therefore, the general procedure will be outlined and each error will be discussed.

The general procedure is:

- a) Key RESET in response to the "PRESS RESET" message on line 2 of the CRT.
- b) Choose one of the four following courses of action.
 - 1. Key SF'15 to resume, using the currently loaded system program (usually BASIC-2).
 - 2. Key SF'00-'05, '08-'013 to load BASIC-2 from disk 310, B10, 320, B20, 330, B30, 350, B50, 360, B60, 370 or B70.
 - 3. Key SF'16-'19 to load a diagnostic menu from disk 310, Bl0, 320, or B20, respectively.
 - 4. Key SF'28-'31 to load the Field Service Diagnostic menu from 310, B10, 320, or B20, respectively.

Use special caution when you choose #1 above: depending on what type of error and where it occured, BASIC-2 may not function properly in all cases.

The following discussion will outline each of the SYSTEM ERRORS and what may be done, in particular, to recover from them.

3.9.3.1 CONTROL MEMORY ERRORS

And Section

In both Data Memory and Control Memory, one bit has been set aside for parity error detection.

In Control Memory, the 24th bit (bit #23) of every micro-instruction is set aside for parity (it is turned ON whenever an even number of the remaining 23 bits turns on). This is called ODD Parity. This bit must be properly set when writing the instruction into Control Memory.

*** SYSTEM ERROR (PECM aaaa dddddd) ***

This error implies that bad parity was detected while the system was trying to execute an instruction from Control or BOOTSTRAP Memory.

Whenever the system detects bad parity in Control Memory (PECM message) during an instruction fetch, a branch is made to Control Memory address 8000 (HEX), located in the BOOTSTRAP PROMs. The BOOTSTRAP then performs its designated error routine and displays PECM aaaa, dddddd.

Bad parity may be the result of:

- a) dropping of bits by Control/BOOTSTRAP Memory
- b) picking up of bits by Control/BOOTSTRAP Memory
- c) writing bad parity to Control Memory
- d) defective parity checking logic

This error should be serious enough to warrant the executing of a Control Memory diagnostic. However, it may be possible to resume execution of the currently loaded system program. If the error is reported again, a Control Memory diagnostic should be run to locate the defective memory chip.

*** SYSTEM ERROR VECM aaaa ***

Case 1 (aaaa = 0000 thru 7FFF)

This error implies that the load of Control Memory from the disk was not successful. However, bad memory locations cannot be entirely ruled out.

This error is reported prior to a system program being given control and is the result of the program not being loaded properly into Control Memory.

The operator should attempt to reload that particular system program. However, should successive failures be reported, a Control Memory diagnostic should be run to determine if there are any bad memory chips. If no chips are reported defective, a CPU instruction may be failing, requiring a CPU diagnostic to be run.

Should the error be reported in low memory (i.e., address between 0000 and 0FFF) it may be necessary to change memory boards in order to load the diagnostic into memory.

Case 2 (aaaa = 8000 thru 83FF)

This error implies that the BOOTSTRAP Memory is not as expected.

This error may be caused from dropping or picking up bits by one or more of the three PROMs that make up the BOOTSTRAP.

Try to power on again, and if the problem still persists replace the BOOTSTRAP PROMs and perform a MASTER INITIALIZATION. If the error continues, the board may have failed or in some cases a microinstruction may have failed.

3.9.3.2 DATA MEMORY ERRORS.

In Data Memory, a ninth bit allocated for each 8-bit byte is used in the same manner as described above. However, the CPU hardware determines the required state and sets this bit whenever a write is executed in Data Memory.

*** SYSTEM ERROR (PEDM ss.aaaa)***

This error implies that bad parity was detected during a read of Data Memory.

Whenever the system detects bad parity in Data Memory (PEDM message) during a read from Data Memory, a branch is made to Control Memory address 8002 (HEX), located in the BOOTSTRAP PROMs. The BOOTSTRAP then performs another error routine and displays PEDM ss.aaaa.

Bad parity may be the result of:

- a) dropping of bits in Data Memory
- b) picking up of bits in Data Memory
- c) defective parity checking logic

This error should be serious enough to warrant the executing of a Data Memory diagnostic. However, it may be possible to resume execution of the currently loaded system program. If the error is reported again, a Data Memory diagnostic should be run to locate the defective memory chip.

*** SYSTEM ERROR (VEDM ss.aaaa)***

This error implies that the area of data memory used for system constants (verb tables, match constants, messages), was not loaded properly when BASIC-2 was loaded. However, bad memory locations cannot be entirely ruled out.

This error is reported prior to a system program being given control. The operator should attempt to reload BASIC-2. However, should successive failures be reported, Data Memory Diagnostics should be run to determine if there are any defective memory chips.

3.9.3.3 DISK ERRORS

*** SYSTEM ERROR DISK OOXX ***

There are several possible DISK errors that may occur while BOOTSTRAP is trying to load a particular system program. The only recovery procedure that should be taken is to attempt to reload the particular system program.

The possible disk errors are:

DISK 0082

Error: File not in catalog

Cause: The file to be loaded does not reside on the platter

specified.

Recovery: Make sure that the proper platter is properly mounted, that the proper disk drive was specified, and that the proper special function key was pressed. Press RESET, as prompted, and select the appropriate special function.

DISK 0088

金金

This is a WRONG RECORD TYPE ERROR which occurs during a load when the format of the record read does not conform to the bootstrap format.

To recover from this error:

a) Make sure that the proper platter is properly mounted, the the proper disk drive was specified, and the the program special function key was pressed. Press RESET, as prompted, and select the appropriate special function.

DISK 0090

Error: Disk Hardware Error

Cause: The disk did not recognize or properly respond to the system at the beginning of a read or write operation (the read or write has not been performed).

DISK 0091

Error: Disk Hardware Error

Cause: A disk hardware error occurred; i.e., the disk is not in file-ready position. This could occur, for example, if the disk is in LOAD mode or power is not turned on.

Recovery: Ensure that the disk is turned on and properly set up for operation. Set the disk into LOAD mode and then back into RUN mode, with the RUN/LOAD selection switch.

DISK 0092

Error: Disk Hardware Error

Cause: The disk did not respond to the system at the beginning of a read or write operation in the proper amount of time (time-out). The read or write has not been performed.

Recovery: Run program again. If error persists, reinitialize disk.

DISK 0093

Error: Disk Format Error

Cause: A disk format error was detected during a disk read or write. The disk is not properly formatted. The error can be either in the disk platter or the disk hardware.

Recovery: Format the disk again.

DISK 0094

Error: Format Key Engaged

Cause: The disk format key is engaged (the key should be engaged only when formatting a disk).

Recovery: Turn off the format key.

DISK 0095

Error: Seek Error

Cause: A disk-seek error occurred; the specified sector could not be found on the disk.

Recovery: Run program again. If the error persists, reinitialize (reformat) the disk.

DISK 0096

Error: Cyclic Read Error

Cause: A cyclic redundancy check error occurred during a disk read operation; the sector being addressed has never been written to or was incorrectly written. Recovery: If the disk has been formatted, rewrite the bad sector or reformat the disk.

DISK 0097

Error: Longitudinal Read Error

Cause: A longitudinal redundancy check error occurred when reading a sector.

Recovery: Make sure the SYSTEM PLATTER is properly mounted in the operator specified disk unit. Key RESET, as prompted, and try to reload. If the error persists, try a backup platter.

DISK 0098

This is a DISK ADDRESSING ERROR which is caused when the disk sector being addressed is not on the disk.

To recover from this error

- a) Make sure that the disk is ready and the SYSTEM PLATTER is properly mounted in the operator specified disk unit. Key RESET, as prompted, and try to reload.
- b) If the problem persists, then BOOTSTRAP may be bad or the disk may have a problem.

NOTES:

SECTION 4 SYSTEM GENERATION

4.1 GENERAL

When the 2200MVP is powered on, an operator at terminal #1 has the responsibility to "Master Initialize" the system and to load/execute the partition/peripheral configuration suited to the current application(s).

The process of Master Initialization (loading the BASIC-2 Operating System) creates a preliminary single-partition system that is controlled exclusively from terminal #1. No devices connected to the system-other than terminal #1 and the system disk--are available until total system configuration takes place. Configuration is performed either by execution of the BASIC-language system utility called @GENPART, or by the BASIC statement \$INIT (discussed in later text). As a part of Master Initialization, the system microcode (BOOTSTRAP) automatically loads and runs @GENPART, which is a file stored on the system disk. If @GENPART is not on the system disk, a READY message is displayed at terminal #1.

A system configuration created by either the standard @GENPART utility or by a customized version of @GENPART (using the \$INIT statement) remains in effect until the system is reinitialized. Note that @GENPART is always assumed (by the BASIC-2 Operating System) to be the name of the system generation/configuration utility, whether Wang-written or user-written.

When @GENPART is initiated, parameters from the previous configuration (called 'current') are automatically loaded. If the Wang version of @GENPART is used, a list of user-selectable options and previously-saved configurations is displayed.

On completion of Master Initialization and System Generation/Configuration, terminal #1 switches to console mode and functions like all other terminals connected to the MVP Central Processor.

After configuring the system, at least one backup copy of the system disk should be made. By taking this step, a user might prevent system "down time" that could result from accidental damage to the original system disk.

The COPY or MOVE statements are used for duplication of the system disk. (A detailed explanation of the COPY and MOVE statements is given in the 2200VP/MVP Disk Reference Manual, WL# 700-4081)

4.2 SYSTEM POWER-UP, MASTER INITIALIZATION, AND GENERATING THE SYSTEM

The following explanation should provide the reader with enough information to power-up the system, Master Initialize the system, and configure the system.

4.2.1 POWER-UP

To begin, switch AC power ON in the Central Processor, Workstation #1, and the System Disk Drive. After power is applied to the system, the prompt appears:

MOUNT SYSTEM PLATTER PRESS RESET

The system disk contains the BASIC-2 Operating System, as well as a variety of hardware diagnostics. When the disk drive achieves the ready state, steps may be taken to load the Operating System or hardware diagnostics via Special Function Keys on terminal #1. (Use of diagnostics is discussed in Chapter 6.)

Mount the system disk, then press the RESET key (located in the upper-right corner of the keyboard). The following prompt is displayed:

KEY SF'?

4.2.2 LOADING THE OPERATING SYSTEM

A Special Function Key must be depressed to specify the address of the disk drive in which the system disk is loaded.

The following options are available:

```
Key SF '00 to load BASIC-2 from the disk @ address 310 (Hex). Key SF '01 to load BASIC-2 from the disk @ address B10 (Hex). Key SF '02 to load BASIC-2 from the disk @ address 320 (Hex). Key SF '03 to load BASIC-2 from the disk @ address B20 (Hex). Key SF '04 to load BASIC-2 from the disk @ address 330 (Hex). Key SF '05 to load BASIC-2 from the disk @ address B30 (Hex). Key SF '08 to load BASIC-2 from the disk @ address B30 (Hex). Key SF '09 to load BASIC-2 from the disk @ address B50 (Hex). Key SF '10 to load BASIC-2 from the disk @ address B50 (Hex). Key SF '10 to load BASIC-2 from the disk @ address B60 (Hex). Key SF '11 to load BASIC-2 from the disk @ address B60 (Hex). Key SF '12 to load BASIC-2 from the disk @ address B60 (Hex). Key SF '13 to load BASIC-2 from the disk @ address B70 (Hex).
```

CASE #1: System Disk is a Diskette:

Normally, the leftmost diskette drive slot in the primary or default diskette unit is assigned Hex address 310 and the second drive slot is assigned Hex address B10. If there are two separate diskette units on the system, the leftmost drive slot on the second diskette unit is usually assigned Hex address 320; the second drive slot, Hex address B20.

*CASE #2: System Disk is a Fixed/Removeable Disk Drive:

Normally, the fixed platter in the primary or default disk unit is assigned Hex address 310 and the removable cartridge is assigned Hex address B10. If there are two separate disk units on the system, the fixed platter in the second unit is usually assigned hex address 320; the removable cartridge, Hex address B20.

In either CASE #1 or CASE #2, approximately 15 seconds are required for the BASIC-2 Operating System to be loaded into Control Memory. While this takes place, the following message will appear on the display screen of terminal #1:

LOADING: MVP BASIC-2 RELEASE X.X

When loading is complete, the system displays the "READY (BASIC-2)" message, unless the @GENPART partition-generation program is resident on the system disk. If such is the case, the @GENPART Partition Generator is automatically loaded after the BASIC-2 Operating System is loaded. (The @GENPART data file is normally on the system diskette.) Terminal #1 should then be ready for limited use, the other terminals are enabled only after configuring the system as desired with @GENPART or \$INIT.

If the wrong SF Key is depressed (i.e., if the system disk is mounted at address 310, but the operator depresses SF Key 01), an error message will be displayed:

SYSTEM ERROR (DISK OOXX)
PRESS RESET

Recovery from such errors may be accomplished by simply pressing RESET, followed by the correct Special Function key. If RESET fails, turn the Central Processor OFF then ON again. If this latter step is required, Master Initialization will be repeated per paragraph 4.2.

In some instances, the Special Function key code is displayed. This may indicate that an incorrect disk address was specified, or that a disk I/O controller has failed. Check the I/O controller address, or replace the I/O controller if that board is suspected to be defective.

4.2.3 PARTITION GENERATION

Configuration parameters must now be passed to the Operating System. As stated previously, the @GENPART program is automatically loaded and executed when it is resident on the system disk (no operator intervention required). If such is the case, immediately following Master Initialization (RESET, KEY SF'?) the @GENPART menu will be displayed at terminal #1, instead of the READY message. (The "READY (BASIC-2)" message will appear once @GENPART has finished execution.) If so desired, the user may elect to customize the BASIC language @GENPART program, thus providing more suitable display prompts (etc.) for his specific needs.

Basically, using either method of partition generation (@GENPART or \$INIT), the operator has control over the following:

(Explanations follow in subsequent text)

- Number of partitions
- * Size of each partition
- The terminal associated with each partition
- # The "programmability" of each partition
- # The "bootstrap" program for each partition
- Addresses of the peripherals connected to the system
- * Access to peripherals
- # The "system message"

2

Standard Partition Generation:

The standard Wang "@GENPART" program has two important provisions for user convenience:

- 1) If partition-generation modules have been previously defined, a list of those module names will be displayed on the @GENPART menu screen. The user can select and load one of these modules using the following procedure:
 - a) First, type in the name of a previously-saved configuration module, then press RETURN.

- b) Depress Special Function key '15, causing the system to begin execution with the <u>presently-loaded</u> partition configuration module.
- 2) If the user wishes to define a new partition module, he can do so by depressing any of the other Special Function keys; this action initiates partition generation.

NOTE:

It may be useful to depress the large FN (HELP) key in the upper-left part of the workstation key pad; descriptive information will be automatically provided on the screen that explains the partition generation process. (Depress the RETURN key to see successive screenloads of instructions.)

When the BASIC-2 Operating System is fully loaded, the @GENPART menu should appear:

LIST OF OPTIONS: LIST OF STORED CONFIGURATIONS (# PARTITIONS) 1. current (X) SF'00 - CLEAR PARTITIONS 2. SF'01 - CLEAR DEVICE TABLE SF'02 - DIVIDE MEM. EVENLY SF'04 - EDIT PARTITIONS SF'05 - EDIT DEVICE TABLE SF'06 - EDIT \$MSG SF'08 - LOAD CONFIGURATION SF'09 - SAVE CONFIGURATION SF'10 - DELETE CONFIGURATION SF'15 - EXECUTE FN - HELP

CONFIGURATION "CURRENT" LOADED. NAME OF CONFIGURATION TO LOAD?

SF' 00 - Clear Partitions: Clears partition-configuration parameters currently in memory, allows the user to specify the total number of terminals and the total number of partitions in each bank, then automatically advances to SF'04 (Edit Partitions). The Master Device Table is not altered when this function is selected. Any number of partitions between one (1) and sixteen (16) that will not exceed the available memory capacity is allowable. (Note that since each partition must be 1.25K (16 partitions, max.) and since there is a 3K Operating System overhead space to account for, the minimum memory size that will accommodate 16 partitions is (1.25K x 16 partitions) + 3K = 23K.

SF' 01 - Clear Device Table: Clears Master Device-Table parameters currently stored in memory, resets default peripheral addresses to Hex 215 (printer), 310 (System Disk), and 320 (secondary disk), allocates these devices to all users (specifies common access), then advances to SF'05 (Edit Device Table). (Default device addresses can be edited, if necessary, using SF' 05.)

SF' 02 - Divide Memory Evenly: Divides remaining User Memory equally among the number of partitions specified with SF' 04.

<u>SF' 04 - EDIT Partitions</u>: Displays and allows editing of partition parameters such as size, terminal assignment, programmability, and name of bootstrap program. SF'04 does <u>not</u> allow addition or deletion of defined partitions in an existing configuration.

Descriptions of EDIT functions follow:

٠,

- 1. <u>Number of partitions</u>: From one (1) to sixteen (16) partitions may be created.
- 2. <u>Size of partitions</u>: Any size greater than—or equal to—1.25 kilobytes is allowable. This specification is made in 256-byte (1/4K) increments. The maximum allowable size is 61K (64K minus 3K for housekeeping).

- 3. The terminal associated with each partition: Any terminal number from 0 to 8 is valid; terminals 1 to 8 are the actual userterminals connected to the system; terminal number 0 is a non-existent "dummy" or "null" terminal. All partitions must have a terminal assignment, even if the 0 (null; non-existent) terminal is specified, and even if there are partitions that will contain "background jobs" that never print on the CRT or require keyboard entry. In general, any singular partition may be placed in assignment with any singular terminal; however, a singular terminal may be specified to be in assignment with several partitions, in order to create a multiple-partition "personal" system. In general, the lowest-numbered partition(s) to be placed in a state of assignment with a terminal should contain the foreground (interactive) jobs for that terminal. Background jobs should be placed in the higher-numbered partitions within that assignment. Only the terminal that has been specified to be in a state of assignment with a particular partition can list or modify the program in that partition. Finally, note that while it is possible for partitions to access global program text and modify global variables, it is not possible for non-global partitions to list or modify program text in a global or universal-global partition.
- 4. <u>Programmability of partitions</u>: Any partition can be specified for the "disabled programming" mode, whereby that partition is inhibited from certain operations. Terminals <u>attached</u> to "disabled programming" partition(s) are inhibited from entering or modifying program text, or from performing certain other system operations. Thus, the operator is prevented from inadvertent or unauthorized use of protected or restricted programs and data.
- 5. Bootstrap programs for partitions: Any program that resides on the system disk can be loaded into a partition and run automatically when a configuration is executed. When no bootstrap program is specified for a partition, the 'READY' display will appear on the CRT once the configuration has been executed.

SF' 05 - EDIT Device Table: Displays and allows editing of device addresses for all peripherals. All peripherals connected directly to I/O controllers must be specified in the Master Device Table (this, of course, excludes terminals and local printers connected to them). Console device addresses (i.e. Hex 005--CRT, 001--keyboard, 204--local printers) are not specified in the Master Device Table, nor may they be specified using SF'05; these are specified in each partition device table. Partition Device-Table specifications and modifications are discussed later in this section.

By default, all system peripheral devices listed in the Master Device Table are available to all partitions. However, devices can be given exclusive assignmment with one partition until the next system configuration is executed. This is accomplished by entering, in the Master Device Table, the number of the partition that is to have control of the device. For disk controllers that respond to more than one address, only the primary address must be specified in the Master Device Table (i.e. Hex 310 but not B10, 350, 390, etc.). For all other multi-address controllers, all valid addresses must be listed.

- SF' 06 EDIT \$MSG: Displays and allows editing of a user-defined broadcast message that will be displayed on each terminal's CRT whenever the READY message is displayed. The user-defined message is displayed on line 0 of the CRT, immediately above the "READY" message.
- SF' 08 Load Configuration: Loads a named configuration from the Configuration File, which is located on the system disk. To modify and/or execute any previously-defined configuration other than "current", this option must be used.
- SF' 09 Save Configuration: Save a system configuration in the Configuration File under a user-specified name (up to eight characters in length). If the user specifies a configuration name already used, @GENPART will verify that the user desires to replace the old configuration on disk file with the configuration currently in memory.
- <u>SF' 10 Delete Configuration</u>: Deletes a configuration from the Configuration File on the system disk.

<u>SF' 15 - Execute Configuration</u>: Allows the operator to review first, and then to execute, a configuration. This configuration will be automatically saved in the Configuration File under the name "current" when the configuration is executed. Once a configuration has been executed, the system may be reconfigured again only after the Master Initialization procedure has been repeated.

FN - Help: Displays @GENPART operating instructions.

4.2.4 GENERATING A SAMPLE CONFIGURATION

The following example illustrates how, typically, @GENPART can be used to configure a system. In this example, a 2200MVP with 48K bytes of User Memory, three terminals, and telecommunications option are to be configured. The configuration (named "SAMPLE") will have four partitions. A 15K-byte telecommunications program will be designated for automatic bootstrapping, as a background job sharing terminal #1. Disabled programming will be specified for this partition so that it cannot be modified inadvertently. Remaining memory will be divided equally among the other three partitions.

In general, the order of executing @GENPART options is: (1) SF'08—to load a configuration, (2) SF'00—to modify this configuration by adding or deleting partitions, (3) SF'04—to create the new partition parameters, (4) SF'05—to create the Master Device Table, (5) SF'06—to create the broadcast message, (6) SF'09—to save the configuration with a name other than 'current', and (7) SF'15—to execute the configuration. Therefore, in the example that follows, these options are discussed in their probable order of use.

Load a Configuration (SF'08) (When @GENPART is first executed, this display occurs without pressing SF'08)

LIST OF STORED CONFIGURATION (#PARTITONS)
current (1)

CONFIGURATION 'current' LOADED. NAME OF CONFIGURATION TO LOAD?

The last configuration executed (called 'current') is automatically loaded. To load any other configuration, enter its name, then press RETURN. Since, in this example, a completely new configuration is to be created, press SF'00--Clear Partition.

Clear Partitions (SF'00) The program responds with a display that requests the total number of terminals that are to be configured into the system and the number of partitions that will be created. Available User Memory is automatically calculated and displayed. Note that the 3K of Operating System overhead space in bank #1 is automatically deducted from the available-memory quantity. Remaining memory is updated and displayed as memory is allocated to the partitions.

AVAILABLE USER MEMORY = 45K REMAINING USER MEMORY = 45K

NO. OF TERMINALS?

NO. OF PARTITIONS?

ť

In this example, there will be four partitions; enter 4 in response to the "NUMBER OF PARTITIONS?" prompt, and then key RETURN. The program automatically invokes option SF'04 (Edit Partition) to allow the editing of partition parameters.

Edit Partitions (SF'04) This option displays default parameters for all partitions and initiates a cycle of prompts for the altering of these parameters. The cycle recurs until another option is selected. The user is thus allowed to modify parameters for each partition. The display is updated each time an item is entered.

PARTITION	SIZE (K)	TERMINAL	PROGRAMMABLE	PROGRAM
1 _		1	Y	
2		2	Y	
3 _		3	Y	
4 _		4	Y	

EDIT WHICH PARTITION (default = 1)?

In this example, the telecommunications program will be run in partition #2. Begin, therefore, by editing the parameters for partition #2. Enter 2, then key RETURN. An asterisk (*) appears beside the number of the partition whose parameters are being edited, and the following series of prompts will be displayed in succession at the bottom of the screen:

PARTITION SIZE (default = 0)?

Any value greater than 1.25K and less than the amount of remaining User Memory is a valid response. Note that the default value (zero kilobytes) is not a legal value when a user specifies each partition size individually; however, when all remaining memory is to be divided evenly, a partition size of 0 (zero) is legal.

The telecommunications program that is to be run in this partition will require 15K. To allocate 15K of User Memory to partition #2, enter 15, then key RETURN. The following prompt should be displayed at the bottom of the screen:

TERMINAL (default = 2)?

The telecommunication program will be a background job controlled at terminal #1. To establish assignment between this partition (partition #2) and terminal #1, enter 1 and key RETURN. The following prompt then occurs.

ENABLE PROGRAMMING (Y or N)?

By default, programming is allowed for all partitions; however, to prevent inadvertent modification of the telecommunications program, "disabled programming" will be specified for partition #2. To specify disabled programming mode for this partition, enter N, then key RETURN. The name of a program to be automatically loaded into this partition is now requested as follows:

NAME OF PROGRAM TO LOAD?

The name of the telecommunication program that will be run in partition #2 is "TELE-COM". Enter "TELE-COM" and then key RETURN. When the configuration is executed, the telecommunications program will be automatically loaded from the system disk into partition #2, and will then be run.

At this point, editing of the parameters for partition #2 is complete. Partitions #1, #3, and #4 require further modification. Remaining memory is to be divided evenly between those remaining partitions. Press SF'02 (Divide Memory Evenly) and the remaining 30K should be distributed evenly among partitions #1, #3, and #4. The system returns to the initial "EDIT WHICH PARTITION?" prompt. All that remains is to establish assignment between terminal #2 and partition #3, and between terminal #3 and partition #4. Enter these values into the table for partitions #3 and 4. Upon completion of this operation, the table should appear as follows:

PARTITI	ON SIZE (K)	TERMINAL	PROGRAMMABLE PROGRAM
 1	10.00	1	Y .
2	15.00	1	N
3	10.00	2	Y
. 4	10.00	3	Y

Once all partitions have been edited, SF'05 is used to leave the "Edit Partition" cycle and then invoke the "Edit Master Device Table" option. Note that it is legal to exit the Edit Partition Cycle (SF'04) without answering all prompts; in this case, the specified default values are used by @GENPART and the Operating System.

Edit Device Table (SF'05) This option displays the default values resident in the Master Device Table. Notice that by default, every device specified is available to all users.

DEVICE	PARTITION	DE V ICE	PARTITION
1.	/215	all	17.
2.	/310	all	18.
3.	/320	all	19.
•			•
•			•
16.			32.

EDIT WHICH ENTRY (default = 1)?

In this example configuration, a fourth device (telecommunications controller) is used, in addition to the three default devices. The device address of this controller is Hex O1C. To specify this device in the Master Device Table, enter "4", then key RETURN. An asterisk (*) will appear beside the number 4 in the table. Several prompts are displayed in succession at the bottom of the screen; the table is updated each time an item is edited. The user is requested to enter the device address with the following prompt:

DEVICE ADDRESS (default = /000,/000 to delete entry)?

Enter /01C, then key RETURN. Another prompt now appears, and the user is requested to specify assignment for the peripheral device with one or more partitions:

ALLOCATE DEVICE TO WHICH PARTITION (default = all)?

For this example, enter a "2", then key RETURN to allocate the peripheral and its controller to partition #2. This display cycle will continue, in order to allow the user to edit all entries in the Master Device Table. When the parameters for all peripheral/partition allocations have been specified, the user can select another S.F. option to exit the "Edit Device Table" mode.

Broadcast Message (SF'06) When SF'06 is depressed, the following display occurs at the bottom of the CRT display.

BROADCAST MESSAGE:	BROADCA

NOTE:

The system is in EDIT mode during entry of the broadcast message. While in EDIT mode, all S.F. Keys revert to their system-defined EDIT functions. The S.F. Keys cannot be used for their @GENPART-defined functions until the entry of the broadcast message is complete and the system leaves the EDIT mode.

Any message in which the number of characters and spaces does not exceed the number of dashes displayed on the CRT is valid. For this example, enter * * THE SYSTEM WILL GO DOWN AT NOON * * . Now key RETURN. When the broadcast message has been entered, all partition-generation parameters for the example configuration have been specified. This configuration can now be saved for later use (SF'09) or executed (SF'15). Pressing SF'09 allows the operator to save this configuration on disk under a unique name.

Save Configuration (SF'09) When SF'09 is depressed, the following display occurs at the bottom of the CRT display.

CHECK CONFIGURATION TO SAVE. CONFIGURATION NAME? ----

NOTE:

In order to save a configuration, the system diskette must be write-enabled (i.e., unprotected; the write-protect notch must be covered). If the system disk is a hard disk, note that the hard disk is always write-enabled.

The configuration currently in memory will automatically be saved under the name 'current' (if the system platter is write-enabled). However, each time a new configuration is executed, the new parameters replace the old parameters in the 'current' file. In order to save a configuration so that it can be retrieved for future use, it should be saved under a unique name. The name to be used for this sample configuration is, appropriately, "SAMPLE". Enter "SAMPLE", then key RETURN. The configuration is saved under the name SAMPLE.

Execute Configuration (SF'15) Once all parameters of a configuration have been defined, the system configuration can be executed. To execute a configuration, press SF'15. The configuration table will appear near the bottom of the CRT, along with a prompt requesting the operator to verify the configuration parameters to be executed.

CHECK CONFIGURATION OK TO EXECUTE (Y or N)?

If Y (RETURN) is entered, this configuration will be executed. If N (RETURN) is entered, the system returns to the beginning of the "Edit Partition" cycle (SF^{04}).

NOTE:

Once executed, a configuration can only be changed by first Master Initializing the system, and then, by specifying the new parameters.

Delete a Configuration (SF'10)

Since this exercise generates only a sample configuration, the configuration should be deleted, in order to save more space for actual configuration records. The following prompt will request which configuration to delete.

DELETE WHICH CONFIGURATION?

Enter "SAMPLE", then key RETURN; the configuration will be deleted from the system disk.

4.3 GENERATING EVENLY-DIVIDED PARTITIONS: A SAMPLE PROGRAM

Load the MVP BASIC-2 Operating System by keying the appropriate SF' key on terminal #1. Approximately thirty seconds later, the following should appear on terminal #1's display:

*** PARTITION GENERATION *** **OPTIONS:** LIST OF STORED CONFIGURATION (#PARTITIONS) SF'00 - CLEAR PARTITIONS 1. current (2) SF'01 - CLEAR DEVICE TABLE SF'02 - DIVIDE MEM. EVENLY SF'04 - EDIT PARTITION SF'05 - EDIT DEVICE TABLE SF'06 - EDIT \$MSG SF'08 - LOAD CONFIGURATION SF'09 - SAVE CONFIGURATION SF'10 - DELETE CONFIGURATION SF'15 - EXECUTE PN - HELP

Key SF'00 to initialize all terminals and clear the partitions. The following will then appear:

CONFIGURATION "current" LOADED. NAME OF CONFIGURATION TO LOAD?

###	PARTITION	GENERATION ***	
AVAILABLE USER MEMORY = REMAINING USER MEMORY = NO. OF TERMINALS? NO. OF PARTITIONS?	61K () ()	() () OPTIONS:	CLEAR PARTITIONS CLEAR DEVICE TABLE DIVIDE MEM. EVENLY EDIT PARTITION EDIT DEVICE TABLE
		SF'08 - SF'09 -	

Answer the prompt "NO. OF TERMINALS?" prompt with the number of terminals on the system, then answer the "NO. OF PARTITIONS?" prompt. Enter the appropriate number, then key EXECUTE.

*** PARTITION GENERATION ***

AVAILABLE USER MEMORY = 61K REMAINING USER MEMORY = 61K OPTIONS: PARTITION SIZE (K) TERMINAL PROGRAMMABLE SF'00 - CLEAR PARTITIONS SF'01 - CLEAR DEVICE TABLE PROGRAM 1 1 Y SF'02 - DIVIDE MEM. EVENLY 2 2 Y SF'04 - EDIT PARTITION SF'05 - EDIT DEVICE TABLE SF'06 - EDIT \$MSG SF'08 - LOAD CONFIGURATION SF'09 - SAVE CONFIGURATION SF'10 - DELETE CONFIGURATION SF'15 - EXECUTE FN - HELP

CHECK CONFIGURATION. OK TO EXECUTE (Y OR N)?

Key SF'02 - Divide memory evenly. Available memory should be apportioned equally among the number of terminals entered in the above step. The following should appear:

*** PARTITION GENERATION ***

AVAILABLE USER MEMORY = 61K REMAINING USER MEMORY = 0 K

PARTITION SIZE (K) TERMINAL
1 30.50 1
2 30.50 2

OPTIONS:

SF'00 - CLEAR PARTITIONS SF'01 - CLEAR DEVICE TABLE

SF'02 - DIVIDE MEM. EVENLY

SF'04 - EDIT PARTITION SF'05 - EDIT DEVICE TABLE

SF'06 - EDIT \$MSG

SF'08 - LOAD CONFIGURATION SF'09 - SAVE CONFIGURATION SF'10 - DELETE CONFIGURATION

SF'15 - EXECUTE

FN - HELP

EDIT WHICH PARTITIONS (default = 1)?

Finally key SF'15 (EXECUTE). A prompt will appear "CHECK CONFIGURATION. OK TO EXECUTE (Y OR N)?". Enter "Y" and key EXECUTE if the configuration is correct. All terminals should now display "READY (BASIC-2)": each terminal can now be used as an independent processor, a "personal" system.

4.4 CUSTOMIZED PARTITION GENERATION

The user may, if he so desires, write his own partition-generation utility. Further description of this approach is given below; also, refer to the <u>BASIC-2 Language Reference Manual</u> (WL# 700-4080, 80.1, & 80.2) for a detailed description of the \$INIT statement.

Streamlining the @GENPART Program:

Once initially defined and stored on disk, configuration parameters in a specified system configuration can be passed to the Operating System and executed automatically during Master Initialization, with no operator intervention. REM statements near the beginning of the @GENPART program will tell the user how to streamline the program to operate in this manner.

Use of the \$INIT Statement:

When the Wang utility @GENPART does not meet a user's needs, it is also possible to create a customized configuration program using the BASIC-2 statement \$INIT.

\$INIT

General Forms:

<u>Program Mode Statement:</u> (Pass initial configuration parameters to the Operating System)

\$INIT (alpha-1, alpha-2, alpha-3, alpha-4, alpha-5 (, alpha-6)

Where: alpha = literal-string alpha-variable

Immediate Mode Statement: (Reconfigure system)

\$INIT "password"

Where: password = System reconfiguration password; this must be a literal string.

Once configured, the system can be reconfigured <u>only</u> by executing the "\$INIT password" statement at terminal #1. Control is passed to the system bootstrap; the message

MOUNT SYSTEM PLATTER PRESS RESET

is displayed, and the system can be loaded and reconfigured as if it had just been powered-up.

In order to protect against inadvertent reconfiguration, \$INIT can be executed at terminal #1 only. Additionally, reconfiguration is password-protected. An error results if the proper password is not included in the immediate-mode \$INIT command and reconfiguration does not occur. The default password is "SYSTEM"; thus, the operator on terminal #1 would enter:

:\$INIT "SYSTEM"

in order to pass control to the system BOOTSTRAP. The password can be changed by passing a new password to the OS via the 'alpha-6' parameter in the \$INIT program statement (explanation follows). However, if the system is powered off, or if an immediate mode \$INIT is executed, the password reverts back to "SYSTEM". The password can be from 1 to 8 characters in length.

The user need not be concerned with the complex form of \$INIT, unless a customized partition-generator program is required. It is recommended that the Wang-supplied utility, "@GENPART," or a modified version of it be used for configuring the system, to ensure that the proper configuration parameters are passed to the Operating System. If \$INIT parameters are not properly set, the system may be erroneously configured, produce unpredictable errors, and/or lock out all terminals. In order to restore operation following any of these error conditions, it may be necessary to power the CPU off and on (reinitialize the system).

Configuration parameters are defined as follows: alpha-1 = size of each partition. Length of string = 17. Size = binary value indicating number of 256-byte pages of memory allocated for a partition. Byte 1 = size of partition 1. Byte 2 = size of partition 2. Byte n = size of partition n. Byte n+1 = HEX (00). alpha-2 = terminal number for each partition. Length of string = 16. Terminal number = (in binary) of terminal assigned to a partition. Byte 1 = terminal number for partition 1. Byte 2 = terminal number for partition 2. Byte n = terminal number for partition n. Remaining bytes must = HEX (00). alpha-3 = partition modes. Length of string = 16. Mode, bit 01 = 1 if and only if programming is not allowed on this partition. Mode, bit 02 = 1 if and only if a program is to be bootstrapped into this partition. Byte 1 = mode of partition 1. Byte 2 = mode of partition 2.

Byte n = mode of partition n.

alpha-4 = bootstrap program name for each partition. Length = 128 bytes. Bootstrap program name = 8-byte literal-string specifying the program to be automatically loaded and run after partition generation. 1st 8 bytes = bootstrap name for partition 1. 2nd 8 bytes = bootstrap name for partition 2. Nth 8 bytes = bootstrap name for partition n. alpha-5 = device table. Length of string = 99. A device is specified by 3 bytes. 1st byte, low 4-bits = device-type (disk must be 3 or B). 2nd byte = physical device-address. 3rd byte = number of the partition for which the device is to be opened (0 if none). 1st 3 bytes = device specification for device 1. 2nd 3 bytes = device specification for device 2. Nth 3 bytes = device specification for device n. (N + 1) 3 bytes = 000000_{16} alpha-6 = reconfiguration password. Length of string = 8

Ţ

Example of Valid Syntax:

\$INIT "SYSTEM"

10 \$INIT (S\$,T\$,M\$,N\$(),D\$)

20 \$INIT (S\$,T\$,M\$,N\$(),D\$, P\$)

1st eight bytes are the password.

Using Floppy Disk:

- 1. Be sure the Write-Protect Notch on the <u>backup</u> diskette is covered (the diskette must be unprotected, write-enabled).

 Insert the backup diskette into the leftmost slot of the primary diskette unit (address 310). Ensure that the Write-Protect Notch on the <u>system</u> disk is <u>uncovered</u> (protected from write operations, write-disabled) and insert the system diskette into the second drive slot.
- 2. The <u>backup</u> diskette must be formatted before any information can be written on it. The FORMAT button is surrounded by a protective ring to prevent accidental activation of the formatting procedure; this is a safety feature. (The formatting operation erases any data stored on the diskette.) To format the diskette, use the tip of a pen or pencil to depress the FORMAT button on the disk control panel, located above Drive #1. The FORMAT button must be held in for approximately 1/10th of a second; the Format lamp above the drive slot should light.
- 3. When formatting has been completed, a message will be displayed to that effect. Enter COPY RF or MOVE RF and then RETURN to create a backup copy of the system disk.

Using a Hard Disk Platter -- 2260C, 2260BC, 2280 ONLY:

- 1. Insert the backup removable cartridge into the disk drive (address Hex B10). Note that the <u>system</u> disk (to be copied) is the fixed platter, resident in the same disk drive.
- 2. The backup cartridge must be formatted before any information can be written on it. (The formatting operation erases any data stored on the disk.) To format the backup removable cartridge, clear the CPU and then load "@FORMAT" from the system disk.

EXAMPLE: CLEAR (Return)

LOAD DCF "@FORMAT" (Assuming default address to be Hex 310)

Ţ

Ĵ

RUN (Return)

3. When formatting has been completed, a message will be displayed to that effect. Enter COPY FR or MOVE FR and then RETURN to create a backup copy of the system disk.

Using a Hard Disk Platter -- 2260B ONLY:

- 1. Insert the backup removable cartridge into the disk drive (address Hex B10). Note that the system disk (to be copied) is the fixed platter, resident in the same disk drive.
- 2. To format the backup removable cartridge, place the platter-select switch, located on the disk processor chassis front panel, in the "UP" position (this selects the removable cartridge). Turn the format KEY switch to the right (clockwise). Depress the yellow format button located next to the KEY switch. The yellow lamp located next to the yellow pushbutton switch should illuminate, indicating that formatting is in-process. When the yellow lamp extinguishes—and the red error lamp should not be on at this time—formatting is complete and the key switch should be turned off (to the left, counter-clockwise).
- 3. Enter COPY FR or MOVE FR and then RETURN to create a backup copy of the system disk.

4.6 MODIFYING DEVICE TABLE ENTRIES

Master Device Table Modifications:

Refer to the EDIT DEVICE TABLE function (SF'05) in the @GENPART discussion given earlier in this section.

Partition Device Table Modifications:

Device Table entries can be modified either <u>explicitly</u>, with a SELECT statement, or <u>implicitly</u> with a CLEAR command, the RESET key, or Master Initialization of the system. In general, therefore, <u>Partition</u> Device Table entries remain in effect until one of the following operations is performed:

- A SELECT statement is executed explicitly redefining one or more specified entries
- . A CLEAR command with no parameters is executed
- . The system is Master Initialized (see below);

Whenever necessary, the Partition Device Table can be displayed for debugging purposes by using the BASIC statement LIST DT (List Device Table).

LIST DT displays, in hexadecimal notation, the device table belonging to the partition/terminal originating the LIST DT statement. The Partition Device Table is displayed at the requesting terminal. More detailed information concerning partition device-table modifications can be found in the 2200MVP Reference Manual: WL#700-4080

4.7 SPECIAL PROGRAMMING CONSIDERATIONS

4.7.1 Time-Dependent Software

- 1. The execution time of a given program varies from one machine to another. Execution on the MVP depends upon the current load of the CPU.
- 2. 2236D CRT refresh speed, 19.2 Kilobaud, is much slower than in 2226 CRTs. Thus, programs written to update the entire screen may affect the operating speed of the system.

- 3. LINPUT rather than KEYIN is recommended for data entry, since response time with KEYIN will vary, and LINPUT requires no CPU processing between keystrokes.
- 4. Using FOR/NEXT loops for delaying, (e.g., maintaining a message on the screen for a specified amount of time) uses excessive CPU time. Delay time varies depending upon the current work load of the CPU. Use of the SELECT P statement is recommended.
- 5. Instrumentation that is critically timed by the program may not work properly.

I

3

4.7.2 Peripherals

- 1. For line printers, plotters, 22288 and any other device that must be allocated to a specified user for a period of time, new \$OPEN and \$CLOSE statements are provided. Other than making certain that these statements are added, the programmer need not change the body of a program.
- 2. All Console Input, INPUT, and LINPUT statements utilize 2236MXD controllers. Therefore, these statements may not be used with the Model 2250 or telecommunications-control boards. This means, further, that the echo characters may not be sent to the line printer.

4.7.3 \$GIO Restrictions

- 1. CBS is not issued to the 2236MXD.
- 2. Input not allowed from 2236MXD (i.e., console keyboard).
- 3. Timeouts and delays are allowed for output; however, the timeout or delay value is a minimum time. The value applies to the execution time allocated to this program; if other programs are executing, the actual delay time will be longer than specified.
- 4. There is an implicit timeout (with error) of 1 millisecond for input (non-MXD). A timeout of up to 10 ms can be specified.

4.7.4 I/O Statement Restrictions

The following chart defines which devices the MVP Operating System permits the statement to communicate with. ERR #48 results when a BASIC statement addresses an illegal device.

			2236D	
	2236D	2236D	TERMINAL	DEVICES OTHER
STATEMENT	TERMINAL	TERMINAL	LOCAL	THAN 2236D
OR OPERATION:	KEYBOARD	CRT	PRINTER	TERMINALS
Console Output*		Х	X	X
PRINT		X	X	X
PRINTUSING		X	X	X
HEXPRINT		X	X	X
LIST		X	X	X
PLOT		X	X	X
Console Input	X			
INPUT	X			
LINPUT	X			
KEYIN	X			X
\$IF ON/OFF	X			X
\$GIO		X	X	X
SELECT ON (interrupt)				X
Disk Statements				X

*Console Output (keystroke echo, error, END, STOP messages, and LINPUT and INPUT prompts) is always directed to the terminal CRT except for TRACE output which can be selected to another device (such as a printer).

4.7.5 Default Disk Address

Unlike the 2200VP, whose default disk address is always /310 after power on, the MVP's default disk address after power on is set to the address of the disk from which the system was loaded. That is

SF'00	sets	default	address	to	/310
† 01					/B10
'02					/320
103		_			/B20

After partition generation, the default disk address for each partition is set to the default disk address of partition #1 at the time of partition generation.

The MVP supports CONTINUE as an Immediate Mode statement rather than a command. Thus, CONTINUE need not be the only statement on a line; however, no statements may follow CONTINUE on the Immediate Mode line. This feature of CONTINUE is useful when program execution is to be continued with the terminal released to another partition. For example,

3

Ĵ,

: \$RELEASE TERMINAL : CONTINUE

4.8 PROGRAMMING THE 2209A ON THE 2200MVP

The present \$GIO sequences, documented in table 4-1 of the 2209A manual, will lead to an input timeout error (I92) on the MVP. The MVP cannot allow one partition to wait for an input strobe (8607) for a long time, as this would be unfair to other users. The MVP hardware does not permit the MVP to switch users once an 860X microcommand has begun, because data may be lost in the process. The solution is to wait for the tape drive controller to become ready (1020) before asking the board for input. Thus the change to the \$GIO sequence is to insert a 1020 microcommand after a CBS (44xx) that causes tape motion and before the single character input (8607) that follows the tape motion commands.

As mentioned in the 2209A manual, it is not necessary to keep the tape controller board enabled throughout an entire tape operation. The example of a look ahead read is given. In the example, the \$IF ON statement is an acceptable substitute for the wait for ready micro-command (1020).

10 #GIO READ/07B (4400 1020 8607 442A C220, A\$) B\$ ()

or

20 \$GIO LOOK AHEAD READ /07B (4400, A\$)

•

30 \$IF ON /07B, 500

500 \$GIO READ CONTROLLER BUFFER /07B (1020 8607 442A C220, A\$)

In the previous example, \$IF ON and the 1020 microcommand in line 500 are redundant.

Another important MVP change is the increased importance of Master Reset (459C). The reset key on the 2236D console <u>WILL NOT</u> reset the tape drive controller. If a reset from the console happens to occur in the middle of the execution of a tape drive \$GIO sequence, the tape drive controller will be left in an unpredictable state. In such cases, it is important that tape drive controller be reset by sending a CBS of HEX (9C) without waiting for ready (459C).

The Status \$GIO sequence is currently documented as allowable at any time (CBS of 88 without waiting for ready). Experience has shown that reading controller status during tape operations sometimes interferes with proper controller operation. The status sequence should be used to read tape drive status when the tape is not in motion (448B rather than 458B). \$IF ON or the \$GIO micocommand 1010 should be used to test for "tape operation complete".

On the VP and MVP, the \$GIO sequence 1300 A000 is a faster multi-character output than the A200 in the present tape drive manual.

To summarize, the new recommended VP/MVP \$GIO sequence for the 2209A tape drive are listed below:

```
Backspace file
                    $GIO BSF /07B (4405 1020 8607, A$)
                    $GIO BSR /07B (4404 1020 8607, A$)
Backspace record
                    $GIO FSF /07B (4402 1020 8607, A$)
Forwardspace file
Forwardspace record $GIO FSF /07B (4408 1020 8607, A$)
                    $GIO READ /07B (4404 1020 8607 442A C220, A$) B$()
Read
Rewind
                    $GIO REWIND /07B (4446 1020 8607, A$)
Write EOF
                    $GIO WEOF /07B (4403 1020 8607, A$)
                    $GIO WGAP /07B (4407 1020 8607, A$)
Write Gap
                    $GIO WRITE /07B (4429 1300 A000 4401 1020 8607, A$) B$()
Write
Look Ahead Read
                    $GIO LAR /07B (4400, A$)
(Subset of Read)
Finish Read
                    $GIO FR /07B (1020 8607 442A C220, A$) B$ ()
(Subset of Read)
Buffer Write
                    $GIO BW /07B (4429 1300 A000 4401, A$) B$ ()
(Subset of Write)
Finish Write
                    $GIO FW /07B (1020 8607, B$)
(Subset of Write)
Master Reset
                    $GIO RESET /07B (459C, B$)
Status
                    $GIO STATUS /07B (448B, 1020 8706, B$)
```

NOTES:

Ĵ

SECTION 5 SYSTEM-LEVEL THEORY OF OPERATION

5.1 INTRODUCTION

Overall operation of the 2200MVP is handled collectively by hardware, firmware, and software; however, the key to understanding how each major element of the system interacts with others comes by first understanding the method of memory control used in the Central Processor. This discussion will therefore commence in that general area.

5.2 MEMORY RESOURCES IN THE 2200MVP

There are two random-access memory units in the 2200MVP--Control Memory and User Memory.

Microcode for the Operating System is contained in (loaded into) Control Memory. The Operating System is a software package dedicated to central processor time management, system memory management, and I/O operations management. Control Memory comprises twenty-thousand 24-bit words, and that microcode is not accessible to users.

Physically separate from Control Memory is the RAM space allocated for User Memory (also referred to as "Data Memory" in other sections of this manual)—for storage of user programs, user data, and other information needed for correct user program execution. User Memory is divided into areas known as "banks". In the 2200MVP, a maximum of four banks are possible. A system containing from 16 to 64 kilobytes of User Memory uses only bank #1. In that first bank, memory may be added in 16K increments up to the 64K maximum. Memory in banks 2 and 3 may be added only in 32K increments. User memory in bank #4 may be added only in the full 64-Kilobyte size.

5.3 MULTI-USER MEMORY MANAGEMENT

In a multiple-user system such as the 2200MVP, system resources must be shared. The simplest technique of sharing user memory space is called "partitioning".

Normally, the word "partition" means "a dividing wall". However, in the computer industry, the word has come to mean the space enclosed by the wall, rather than the wall itself. Henceforth, when discussing partitioned memory management, the "partition" is a block of memory space with specified address boundaries; it is not a boundary itself. The 2200MVP is configured such that each user is allocated one or more blocks (partitions) of User RAM which belong exclusively to him.

5.4 PARTITIONING 2200MVP USER MEMORY

5.4.1 MASTER INITIALIZATION -- A PREREQUISITE FOR PARTITIONING

During Master Initialization, before user partitions are generated and allocated for system users, a "system-use" block--comprising the first 3K in Bank #1 of User (Data) Memory--is established for Operating System housekeeping. (For this preliminary allocation, the Operating System might be loosely thought of as another "user" of User RAM space, requiring its own partition.)

5.4.2 GENERATING THE PARTITIONS

The number of partitions to be created and the amount of User Memory to be allocated to each partition are specified by the user in a process called "partition generation". This process also involves specifying certain attributes for each partition and supplying the addresses of peripheral devices connected to the system.

Once the Operating System has been loaded into Control Memory (thus completing Master Initialization), the special utility program "@GENPART" is loaded and executed at terminal #1. This program leads the system operator through the necessary steps for "partition generation". A series of display prompts appear at terminal #1 which require the user operating that terminal to supply information pertinent to each partition and each shared peripheral device.

A "system configuration" is created by the @GENPART utility. Once created, a system configuration can be saved on disk for later recall. For this reason, a system configuration need be defined only once. A variety of system configurations can be created for different processing requirements; the operator can then select an appropriate configuration, as needed.


When the user has provided all of the information requested by @GENPART, or when the desired saved configuration is selected from the @GENPART display, the BASIC-2 statement \$INIT must be executed. In the case of the Wang version of @GENPART, execution of \$INIT is accomplished by keying SF 15. \$INIT directs the Operating System to allocate resources as prescribed in @GENPART, in order to create the desired system configuration. Note that the \$INIT statement alone (customized configuration) may be used instead of the Wang @GENPART program. In either case, it is the \$INIT statement which ultimately causes configuration to be carried out.

Once partition generation (partition allocation) has been implemented, each partition can be handled much like the entire user memory space of a single-user 2200 System: program text can be entered by a user, starting near the low end of his allocated partition, and his text entry progresses with ascending User Memory addresses; variable data for that program can be entered starting at the end (highest address) of his partition, and entry of that data progresses with descending User Memory addresses. This information will be illustrated in a partition-scheme diagram which appears in subsequent text of this section.

The MVP Operating System and CPU hardware will support a maximum of 16 partitions and 8 system users. All 16 partitions may be allocated to a single user, or multiple-partition configurations may be created for each user. The 16 partitions (maximum configuration) may reside entirely within a single bank, or may be split up between all four banks (as could be the case for a 256K MVP). One restriction, in regards to this latter statement, is that each partition must be defined wholly within the confines of a bank; that is, no user partition is allowed to extend from one bank to the next.

NOTE:

The first 8K of banks 2, 3, and 4 are non-addressable, due to certain constraints of the MVP Operating System; this means that prior to partition generation time, there is only 56K (maximum loading) left for partitioning in each of those banks. A 256-Kilobyte MVP therefore provides an actual total of 229 Kilobytes for partitioning of User Memory. (61K in bank #1, plus 56K each for banks 2, 3, & 4)



5.4.3 PARTITION SIZE & INTERNAL ALLOCATIONS

Partition sizes are specified in 256-byte (1/4K) increments. The guideline for maximum partition size is, as explained previously, that each partition must be defined wholly within the confines of a bank; no user partition is allowed to extend from one bank to the next.

The first 947 bytes of each partition is used by the Operating System for the operational Housekeeping" requirements of that partition (this is not to be confused with the "system-use" block in bank #1). Within each partition, there is also a User Program Text area, a Work Buffer, a Free Space area, a Value Stack, and a User Data Space (further explanation follows). Realize that neither the 947-byte housekeeping space, nor the Work Buffer, nor the Value Stack in each partition is addressable by the user; instead, values are stored in and retrieved from those blocks by the Operating System, according to the the conditions of execution existing in that partition at any given moment.

FIGURE 5-2
INTERNAL PARTITION ALLOCATIONS

LOWEST PARTITION ADDRESS ("Beginning" of Partition)

fixed boundary PARTITION HOUSEKEEPING AREA (947 Bytes, fixed) fixed boundary 0 USER PROGRAM TEXT AREA N (Expands Downward) E floating boundary Ρ WORK BUFFER AREA = 192 Bytes, Min. A (64 Bytes: For Immediate-Mode lines) R (128 Bytes: General work space) Т Ι (Entire buffer floats downward as program expands) T floating boundary Ι 0 FREE SPACE N (Compressible To zero space) floating boundary VALUE STACK (Floats upward as user data is added to the variable

HIGHEST PARTITION ADDRESS ("End" of Partition)

table. Also, starting with zero space, the VS expands

USER VARIABLES (DATA) TABLE (Expands upward)

floating boundary

fixed boundary

upward during operations)

1

The Value Stack is not of fixed size; it expands and contracts in size during the course of program execution, and its size is zero prior to program execution. Typically, the Value Stack serves as a storage space for transient operands during the evaluation of mathematical expressions; subroutine return address information is also stored here, as required by the user's program.

The Work Buffer "floats" at the end of the Program Text area in memory. It is used to temporarily store information transferred into memory from the keyboard's input buffer, as well as for temporary storage of data for certain system functions such as LIST DC, MOVE and COPY. Immediate Mode lines and

system commands transferred to the Work Buffer are immediately executed and then cleared; numbered program lines are moved from the Work Buffer area to the Program Text area so that they will be threaded into the user's program.

The Work Buffer can become as large as necessary (subject to available space) to contain an entered line. In every case, however, the system reserves a fixed minimum of 192 bytes for the Work Buffer.

When the addition of a new program line or variable threatens to overlap into the minimum buffer area, a memory overflow error is signaled, and the program line or variable is not stored.

The actual amount of free space that exists in a partition at any given moment may be calculated by the two BASIC functions SPACE and END. Before computing this free space, the system automatically subtracts 192 bytes from the available space (for the minimum Work Buffer area). Thus, if END and SPACE return free space values of zero, there remains a minimum of 192 bytes still available for the Work Buffer.

It is important to recognize that a situation may arise in which initially, there is sufficient free space to enter a program, out not enough free space to execute the program; this occurs when execution of a user's program causes the the Value Stack to expand beyond its allowed free-space limitations. The "SPACE" function can be used to determine just how much free space actually is available. Free space must be checked at the point during program execution where the Value Stack attains its maximum size. Typically, this condition occurs when the program executes the innermost loop in series of nested loops. SPACE can be executed in that innermost loop to determine how much free space is available at that point.

The SPACE function returns, to the workstation screen, the amount of memory not currently occupied by program text or data, <u>minus</u> the amount occupied by the Value Stack. This value represents the actual amount of free space in memory at any point during program execution.

The END function does not subtract the space taken up by the Value Stack.

The Meaning of "Negative" Free Space:

3

3

Although the system ensures that a minimum of 192 bytes always remain unoccupied by program text or variables in memory, it does permit the Value Stack to utilize a portion of this minimum buffer area. Up to 128 bytes of the 192-byte minimum Work Buffer can be used by the Value Stack. This fact implies that a program can be run even when memory is legally "full," since additions to the Value Stack during execution can overlap into the reserved Work Buffer area. Note that in this case the SPACE function would return a negative free space value. To understand why this is so, consider the following:




FIGURE 5-3
"Negative" Free Space

When memory is so fully packed that the Value Stack must occupy part of the minimum buffer area, size of the Value Stack is subtracted from zero by SPACE, yielding a <u>negative</u> free space figure. Thus, a free space value of -100, returned by SPACE, indicates that memory is legally "full"; however, 100 bytes of the reserved minimum buffer have been used by the Value Stack. Since a maximum of 128 bytes of the minimum buffer area can be used by the Value Stack, SPACE cannot return a value less than -128. When the Value Stack requires more than 128 bytes of the buffer, a memory overflow error is signaled.

5.5.1 TIME-SLICE PROCESSING

The MVP CPU services each partition (max.= 16) in a repetitive, ordered sequence. Each partition is given a standard 30 ms. "time slice", during which exclusive use of the CPU is granted. A limited number of program or immediate-mode operations can be executed during this interval. For this purpose, the CPU has a 30-millisecond timer which is set at the beginning of each timeslice; this clock is checked periodically for expiration of the 30-ms limit. For reasons which will be explained in subsequent text of this section, note that time slices are not always allowed to last the full 30 ms.

When a partition's time slice ends, the Operating System saves (stores) all current status conditions for that partition. The Operating System then proceeds to load the status of the next partition into the CPU and begins a new 30-ms time slice. The exact moment when execution is halted in a partition is called the "breakpoint" of the time slice. The programmer cannot predict in advance when a breakpoint will take place, but the occurrence of breakpoints is of little or no concern to him. Further, since the ordered time slice arrangement is repeated at high speed, all user programs appear to operate simultaneously.

Whenever a partition is given a new time slice, conditions that existed at the end of that partition's previous time slice will be restored, and processing for that application resumes for the duration of the new time slice.

5.5.2 BREAKPOINTING

As previously mentioned, a time slice does not always last exactly 30 milliseconds. Unlike many operating systems, the MVP Operating System will cause breakpoints whenever it is convenient or advantageous, rather than only allowing breakpoints to occur upon expiration of the the CPU time-slice clock. Specifically, under the direction of the Operating System, a breakpoint may occur if a peripheral device being addressed is busy, or if a peripheral device being addressed is busy, or if a peripheral device being addressed is being "hogged" by another partition; either condition is called an "I/O breakpoint".

^{* &}quot;Hogging" of system peripherals will be explained in paragraph 5.11.

For instance, if the partition that has the current time slice attempts a disk access, and if the disk is temporarily being "hogged" (used exclusively) by another partition, the hogging condition is quickly detected and a breakpoint occurs in the current partition's time slice.

The term "I/O breakpoint" should not be confused with "program breakpoint". Program breakpoints are conditional, scheduled halts in a user's program; they are a means, for instance, of monitoring an I/O port for pending data entry requests. Program breakpoints are written into the user's program by the user.

I/O breakpoints differ from program breakpoints in that the partition interrupted by an I/O breakpoint is specifically marked "waiting for I/O" by the Operating System. When that partition is given another time slice, the Operating System takes only microseconds to decide whether I/O processing may proceed or whether the partition is still waiting for the I/O device and must therefore be bypassed. The Operating System temporarily bypasses that partition as effectively as if it had been entirely removed from the system during the I/O waiting period.

The CPU is much faster than any of its peripherals, and for this reason, breakpointing during I/O allows the MVP to perform work with other partitions while the I/O operation is still being carried out. For example, when a program uses KEYIN to receive data from a keyboard, the CPU can give time slices to other partitions between operator keystrokes. In a similar manner, several partitions can be serviced by the CPU during a carriage return on a 2221W printer.

5.6 ASSIGNMENT, ATTACHMENT, and FOREGROUND/BACKGROUND PROCESSING

5.6.1 ASSIGNMENT

3

T

Although system resources must be shared in the 2200MVP, each user is given the impression of having his own personal system—his own terminal, his own memory, his own peripherals. As previously explained, the exact configuration of each user's "personal system" is specified by an operator at partition generation time. Partitions and terminals configured (by the Operating System) into one such "personal" system are said to be in a state of "assignment"; that is, they are assigned to each other as integral parts of an independently-functioning personal computer system.

Assignment alone is only a prerequisite for the actual operation of each "personal" system. In order to use any facility of the system, attachment is required.

5. SE APPACRIENT

"Attachment" is a state that exists when the Operating System establishes an active bidirectional communications link between a partition and a terminal that already have previous assignment to one another. In effect, a partition, during attachment, is moved into the "foreground" by the Operating System; subsequent interaction between operator and system are thus allowed. Unless attachment occurs, a user has no access to the MVP central processor. Without attachment, the user terminal is dumb, having no program mode, no immediate mode.

At any given time, only one attachment is possible in each user's "personal" system configuration. Attachment with the lowest-numbered assigned partition occurs automatically on completion of @GENPART. (Ref: \$INIT statement in the VP/MVP Language Reference Manual, WL#700-4080).

To illustrate the states of assignment and attachment, consider the following:

Suppose that a program (arbitrarily called "program A") requires frequent operator interactions; another program, "B", belonging to the same user, requires only occasional interactions. The first requirement is that of assignment:

The two partitions (one with program "A", the other with program "B") and the user's terminal must have been previously assigned to each other by the Operating System, that they might function as an integral unit, a "personal system".

So that program "A", the priority real-time program, can function on an interactive basis with the user terminal, the next requirement is that of attachment:

The Operating System moves the partition holding program "A" into the foreground. By this action, the Operating System attaches the user terminal and the partition to one another. For the duration of each subsequent time slice given to the foreground (attached) partition, both program and user can communicate with one another, and both have access to the CPU (program mode, immediate mode). Also by time-slice processing, program "B" runs "simultaneously" in the background, communicating with the CPU, communicating with certain peripherals. However, since this partition is running in the background, it is unable, for the moment, to interact with its assigned terminal.

When a background partition (program) attempts to communicate with its assigned terminal, and if that terminal is currently in a state of attachment with another assigned partition, execution of the background program is suspended (execution "hangs") until the requested terminal is <u>released</u> (detached) from the foreground partition and is then placed in a new state of attachment with the requesting partition. The formerly-attached partition is simultaneously moved into a background run-state by the Operating System.

Note that some background jobs may have no requirements for access to a terminal other than periodic displays of current job status. To avoid having such jobs "hang" while awaiting availability of the terminal, the \$IF ON statement can be used to determine whether or not the terminal is currently attached (available) to the requesting partition; that is, \$IF ON reveals whether or not the requesting partition is presently in the foreground run-state.

The first of the terminal is in a state of attachment with the requesting partition, the status information is displayed; if not, the program branches to perform further processing before testing for availability of the terminal again.



3

T

"Release" of a terminal from a state of attachment is accomplished by executing the BASIC statement. It is either the program mode or the immediate mode. When a terminal has been released (detached) from a foreground partition, the assignment that existed between the terminal and the partition is still recognized and maintained by the Operating System.

Further, when a \$RELEASE TERM is executed, the foreground party and the first state of th

Operating System establishes a <u>new</u> state of attachment between the terminal and the lowest-numbered waiting (suspended, assigned) background partition. Of course, each new partition selected for attachment is considered to be in the foreground for the duration of that selection. Note that the term "background" implies only assignment; "foreground" implies both assignment and attachment.

All waiting background partitions may have a need for access to the terminal within their assignment; however, each of the assigned background partitions (programs) is sequentially given access to the terminal (i.e., is brought into the foreground for attachment) only when:

1) The program operating in the foreground partition executes a \$RELEASE TERM statement; this means that the terminal is released, in the program mode, to the next-highest-numbered waiting partition. (Special case: If the \$RELEASE TERM statement is executed in the highest-numbered assigned partition, the terminal is given to the lowest-numbered waiting partition in the assignment.)

OR When:

2) The user executes a \$RELEASE TERM statement in the immediate mode; the terminal is released to the next-highest-numbered waiting partition. (Due to the fact that the processing order of partitions is repeated by the CPU, if the \$RELEASE TERM statement is executed when the highest-numbered partition is in the foreground (attached), the terminal is given to the lowest-numbered waiting background partition in the assignment.)

If there are no assigned partitions actually waiting for a terminal after it been released, it is possible for the operator at that terminal to request the Operating System to re-establish a state of attachment between his terminal and one of the partitions assigned in his "personal" system.

This is accomplished by keying either RESET or HALT on the terminal. On that signal, the Operating System moves the user's lowest-numbered assigned background partition to the foreground, HALTs or RESETs any program operating in that partition, and then establishes a state of attachment between the terminal and the partition.

NOTE:

In order to allow re-attachment, and in order to prevent the halting or resetting of an active background program, it is a good practice to generate a small control or "dummy" partition as the lowest-numbered assigned partition.

Optionally, the user himself may direct the swapping of terminal/partition attachments by executing a modified form of the \$RELEASE TERM statement (\$RELEASE TERM TO) in either the program mode or the immediate mode. A partition is named in the TO parameter, and that partition must, of course, be a partition that already shares assignment with his terminal. When a \$RELEASE TERM TO statement is executed, the terminal is placed in attachment with the specified partition, even if that partition has not attempted to communicate with the terminal, and even if one or more other assigned partitions have attempted to communicate with the terminal. \$RELEASE TERM TO does not halt the execution of programs running in either the current foreground partition or the target background partition specified in the TO parameter.

5.8 "RELEASING" A PARTITION:

3

t

Release of a partition from a state of attachment is accomplished by executing the BASIC statement \$RELEASE PART in either the program mode or the immediate mode. A partition may also be considered "released" if, at partition generation time, an operator specifies terminal #0 (a non-existent terminal, sometimes called the "null" terminal) for any terminal/partition assignment in the system. Another term used in place of "released partition" is "available partition". In any case, the flag which signifies that a partition is released (i.e., available) is the terminal #0 assignment. A released partition does not belong to any user's "personal

system"; it has no terminal associated with it; it has no terminal assignment. Note that if a program is running in a released partition, execution of that program will "hang" if any communications are attempted with a terminal.

The \$RELEASE PART statement allows a partition to become available to any terminal connected to the system.

Consider the following:

1) If a terminal is in a state of attachment with some partition, and if that partition does not meet requirements for some new application (due to insufficient partition size, for instance), the operator may elect to use an "available" partition more suited to his needs. The characteristics of available partitions may be examined by executing a \$PSTAT statement. When the available partition is found having characteristics most suited to the operator's needs, the user may then execute a \$RELEASE TERM TO statement to the available partition; the newly-acquired partition will then be given a new assignment with the requesting terminal, and will be placed in a state of attachment with that terminal. Thus, the new partition becomes a new addition to the user's "personal" system.

Ţ

2) An operator at a non-assigned terminal may also request assignment and attachment to a released (available) partition by keying RESET or HALT.

\$RELEASE PART causes a present states of attachment and assignment between a terminal and a partition to be broken off. The terminal formerly belonging to that assignment can optionally be re-directed to a new partition for assignment and attachment (if a new assignment is specified in parameters of the \$RELEASE PART statement). This carries the implication that, in addition to making a partition available, \$RELEASE PART also performs a \$RELEASE TERM TO for the terminal. If a new partition assignment is not specified for the terminal in the parameters of \$RELEASE PART, that terminal will either be attached to a waiting partition already within the assignment (if there is one waiting), or the terminal will have no further

assignment or attachment with any partition. In the latter case, the terminal becomes non-assigned, having no immediate mode, no means of executing programs, no access to system peripherals; it would no longer be part of the active MVP system.

Note that \$RELEASE PART does not clear a partition, nor does it terminate a program running in that partition.

5.9 "GLOBAL" PARTITIONS:

Although partitions function independently, there are situations in which it is highly expedient for two or more partitions to cooperate with one another, to share common information, common programs. This sharing eliminates needless duplication of applications software and data, thus allowing more efficient use of available User Memory space.

Partitions can therefore be "global"; that is, each partition <u>so</u>

<u>designated</u> contains programs and/or data which become conditionally
shareable. A foregound or background program that is running in a partition
in one bank can access any global partition (i.e., global routine and/or
global data) residing in that same bank. Additionally, a user terminal that
is in a state of attachment with a partition in that same bank can access
those global routines and/or data while in the immediate mode.

5.10 "UNIVERSAL GLOBAL" PARTITIONS:

ば

The first 5K of User Memory in bank #1 (immediately following the System-Use Block) constitutes a special section of User Memory known as the "universal-global" area. (See Figure 5-1.) Partitions defined within this area are correspondingly called "universal-global partitions". A universal-global partition may be accessed by a program running in any foreground or background partition. Also, similar to standard global access, user terminals in a state of attachment are allowed access to universal-global routines and/or data while in the immediate mode. To summarize, a universal-global partition can be used to store programs and data that can be shared by all system users.

Note that the entire 5K universal-global area need not be used exclusively for universal-global partitions; the only restriction is that, for a partition to be universally global, it must reside entirely within the 5K universal-global address block in bank #1. When not required for universal-global purposes, that same 5K in bank #1 can be treated as all other partitionable memory.

5.11 USER PROGRAM EXECUTION:

5.11.1 GENERAL

The term "job flow" refers to the path of execution followed by a job from beginning to end. In the 2200MVP, job flow may be confined within a single partition, or it may extend across several partitions via global subroutine calls. The term "job" is preferred to "program" here, because the term "program" is too closely associated with the contents of a single partition. A job consists of one or more program routines; each line of each routine in the job contains one or more program statements. In the normal execution of an individual routine, each statement is executed from left to right, from lowest line number to highest.

5.11.2 SUBROUTINES:

The Operating System tracks execution of a job by using a "text pointer". The text pointer always points to the statement that is to be executed next in a particular job flow; the text pointer provides a "thread" leading from the statement currently being executed to the statement that is about to be executed.

If job execution is confined within a single partition, the text pointer contains all information required by the Operating System for the execution of a user's program. However, to execute global subroutines, the Operating System requires additional information that reveals which partition contains the currently-executing program text.

ř

When a global subroutine call is made, the global text is executed as if that text were appended to the calling text within the originating partition. The "job" may therefore be thought of as the combination of all nonglobal and global program text, considered as a integral unit.

The "originating partition" is the partition in which the job is initiated; further, it is the partition that holds all status information pertinent to the execution (flow) of that job, even if that job extends across several partitions. Each job has only one "originating partition".

The "calling partition" is simply a partition making the <u>current</u> global/universal-global subroutine or data call in a multi-partition job.

3

T

When a user program issues a non-global, global, or universal-global subroutine call (or requires global/universal-global variables), the status and return-address information for each successive subroutine level is stored in the originating partition sequentially. If a time slice expires while execution is taking place in an originating partition, or if the time slice is terminated by the occurence of a breakpoint, or if the time slice ends while execution is taking place in a called global/universal-global routine, the conditions of execution that exist at the moment the time-slice ends are also stored in the originating partition.

In order to track all of the various conditions that arise during subroutine calls, each partition has two internal "stacks" and a "pointer table"; users are not allowed access to these housekeeping elements. The CPU and the Operating System service each partition, and in the process, each pointer and stack element is monitored, used, and updated. Note that the text pointer for each job is maintained within the originating partition's pointer table.

5.11.3 THE TEXT POINTER, POINTER TABLE, & INTERNAL STACKS:

Typically, when a subroutine call is issued (for instance, by a GOSUB' statement), the number of the statement following the GOSUB' becomes the current value of the "text pointer". Simultaneously, the same number is saved on top of the Value Stack, one of the internal stacks previously mentioned in this discussion.

NOTE:

The Value Stack functions as a "push-down, pop-up" storage element. (The last, most recent entry in the value stack will be the first to be recalled at any given time by the Operating System.) The Value Stack can also be thought of as a "last-in, first-out" or "LIFO" storage element.

The Operating System searches the program for a DEFFN' that corresponds to the GOSUB' just issued. The statement number at which the DEFFN' is found becomes the a current value in the text pointer. The Operating System instantaneously passes execution to that point in the program.

The number in the value stack is unchanged; it is still the statement number following the GOSUB'. When a RETURN statement is executed in the subroutine, the Operating System retrieves the "old" text pointer entry from the top of the value stack. That entry is placed in the text pointer (in the pointer table), thus replacing the DEFFN' statement number, and then the Operating System passes execution back to the statement which immediately follows the GOSUB statement.

Pointer Table Format:

The following illustrates basic Pointer Table format:

Text Pointer	
Text Partition #	
Data Partition #	
Global Partition #	
Current Partition #	
Terminal #	

Basically, each text pointer consists of a line number and a statement number. For example, consider the following line of program text:

10 A = 100: PRINT A

In line #10, when the statement "A = 100" is executed, the text pointer is automatically incremented to point to the next statement in that line, "PRINT A". Thus, during execution of the statement "A = 100," the text pointer would have the value "10,2", indicating that the next statement to be executed is the second statement in line 10.

Initially, all items in the Pointer table refer to the current partition. For example, immediately following Master Initialization, a system configuration could be established such that Partition #2 (in a state of assignment with Terminal #4 for this arbitrary example) would have the following values in its pointer table.

3

t

Text Pointer	0,0
Text Partition #	_ 2
Data Partition #	2
Global Partition #	2
Originating Partition #	2
Terminal #	

The last two items in the table--Originating Partition# and Terminal#--are constants set during Master Initialization. These values do not change unless the system is reconfigured; other items in the table can be modified frequently during job execution. The meanings and uses of each item in the pointer table follow:

- . The Text Pointer is updated by the Operating System, each time a statement is executed, to point to the next sequential statement. Further, it is modified by any branch statement (GOSUB, GOTO, GOSUB', etc.), in order to point to the branched-to statement.
- The Text Partition # is the number of the partition to which the text pointer applies (i.e., it is the number of the partition containing the currently-executing text). It is modified by a GOSUB' statement whenever a branch is made to a DEFFN' in a global partition. In this case, GOSUB' sets the Text Partition # equal to the Global Partition #.
- . The DATA Partition # is the number of the partition containing

 DATA statements referenced by READ. The DATA Partiton # can be

 modified by a RESTORE statement, which always sets that number equal

 to the current Text Partition #.

- . The Global Partition # is the number of the currently-selected global partition. It is modified by a SELECT @ PART statement. It is the partition searched by GOSUB' for a corresponding DEFFN' when the DEFFN' cannot be found in the Text Partition. It is also the partition used for all global variable references.
- The Originating Partition # is the number of the partition in which execution of the job originates and the Pointer Table is stored. The Originating Partition # is a constant for each partition. It is used for all local variable references, for LOAD operations, and for all system commands issued from the user terminal. The Originating Partition # is returned by the #PART function.
- The Terminal # is the number of the terminal that is in a state of assignment with the originating partition. Like the Originating Partition #, it is set at configuration time and generally is not modified, except by reconfiguring the system. (Terminal # can be altered upon execution of a \$RELEASE PART statement.) Terminal # is used for all CRT, keyboard, and local printer I/O operations performed during job execution; this includes CO, CI, PRINT, LIST, INPUT, LINPUT, KEYIN, etc. For any partition, the Terminal # is returned by the #TERM function.

5.12 ALLOCATION & HANDLING OF PERIPHERALS

5.12.1 GENERAL

The mental image of multiple partitions and terminals functioning as completely independent "personal systems" may be clouded somewhat by the problem of competition (between partitions) for shared peripheral devices ("system peripherals"). This situation is familiar to programmers accustomed to working with single-user Wang 2200 systems that share one or more disk drives via disk multiplexers. In such systems, it is sometimes necessary for one CPU to request exclusive control of a disk (i.e., to "hog" the disk) while a file update is conducted.

With the 2200MVP, it may be necessary for a partition to exclusively control a printer. For example, if, during a report printout, a printer were not exclusively available to one partition, that partition's print lines might become unintelligibly mixed with those of another partition's, if both were allowed access to one system printer at the same time. To solve this problem, the concept of disk hog mode has, in the MVP, been extended to all shared I/O devices ("system peripherals").

To state the situation more specifically: prior to configuration of the system through \$INIT, and with the exception of user terminals and local printers, peripherals connected directly to 2200 I/O controllers are available to all partitions i.e., such peripherals are "sharable". This implies, further, that printers connected to terminals would not be considered "shareable". A conflict arises when more than one user partition simultaneously attempts access to a shareable device.

In order to avoid such situations, the MVP Operating System enables a partition, under program control, to request exclusive use of a peripheral with a \$OPEN statement; the address of that peripheral must be specified in that statement. Once "open", the device remains hogged by the requesting partition until either a \$CLOSE or an END statement is executed or if a CLEAR, RESET, or LOAD RUN command is initiated. Thus, if a disk is "hogged" by the \$OPEN statement, only the user who executed that statement may read or write disk files until the device is released by one of the above prescribed methods.

With the exception of terminals and local printers connected to them, all peripherals connected to the system must be specified in the Master Device Table at partition generation time. Using the Master Device Table, a device can be placed in exclusive assignment with a specific partition until a new system configuration is generated.

3

3

Basically, peripheral assignments are established at partition generation time by the entry of a number—the number of the partition which is to have control of a particular device—in the "Master Device Table". Such entries are carried out indirectly by the Operating System during the execution of @GENPART. If any partition attempts access to a peripheral device that has not been allocated to it during @GENPART (i.e., use of that peripheral device was not specified in the Master Device Table), an error is signaled to the user.

Console device addresses (i.e., HEX 005 (CRT), 001 (Keyboard), 204 (terminal printers)) are not specified in the Master Device Table; these are specified in partition device tables. Each partition, in fact, has its own partition ("local") device table that should not be confused with the Master Device Table; the partition device table specifies use of console devices in a user's "personal" system configuration. This means that for each new attachment between a terminal and a partition, a new set of specifications for use of local console I/O devices will take effect; that is to say, certain options pertinent to console I/O devices in each "personal" system may be specified in each partition's device table. This method involves use of the SELECT statement with its various options (Ref: 2200VP/MVP Language Manual; WL# 700-4080).

Basically, when the system is instructed to perform an I/O operation with an I/O statement or command, it must be provided with the device-address to be used for that operation. If the device-address is not directly specified in the instruction itself (several classes of I/O instructions do not permit the direct specification of device-addresses), it is obtained from one of the device tables.

DEVICE SELECTION -- DETAIL EXPLANATION

The MVP has four I/O devices designated as the <u>Primary I/O Devices</u> for the system The device addresses of Primary peripherals are built into the system so that whenever the system is Master Initialized, these device addresses are automatically selected for I/O operations. The Primary I/O Devices normally are:

INPUT Device: Keyboard @ hex address 001 (Terminal #1)

OUTPUT Device: CRT @ hex address 005 (Terminal #1)

DISK Device: The Disk @ hex address 310)

PLOTTER Device: The Primary Plotter (address 413)

Note that these are not the same as Console I/O Devices, which are pertinent only to each "personal" system, each partition/terminal assignment having its own "Console" devices.

When an input/output operation is executed, the appropriate device is selected in one of three ways.

- 1. DEFAULT (Primary Console Device) If no device-address is specified or selected, the system automically provides the device-address which is most commonly used for that particular operation.
- 2. SELECT The SELECT statement can be executed. It assigns device-addresses for specified I/O operations.
- 3. SPECIFICATIONS The device-address can be supplied with the BASIC I/O statement or command.

If a system does not contain additional input/output devices, then device addresses need not be specified or selected in the BASIC commands and statements which perform input/output operations. If more peripherals are added to the system, however, device address specification or selection is required.

When Master Initialization occurs, the Primary Console Input address (001) is assigned to Console Input, INPUT, LINPUT, and KEYIN operations. The Primary Console Output address (005) is assigned to Console Output, PRINT, PRINTUSING, and LIST operations.

Similarly, disk operations reference the Primary Disk address (310), PLOT statements reference the Primary Plotter address (413), and tape statements reference the Primary Tape address (10A).

5.12.2 BACKGROUND PRINTING

\$

As an additional feature of the MVP system, if a printer is connected to the rear apron of an "assigned" terminal (thus making the printer an assigned "local printer"), it is possible for a background program to send output to that printer while a foreground program simultaneously interacts with the keyboard and display of the attached terminal. The only requirement for background printing is that the terminal to which the local printer is connected must be in a state of assignment with both the foreground and the background partition. The simultaneous I/O required for this type of action is handled by the 2236MXD controller and the 2236D firmware (PROMs).

NOTES:

SECTION 6 DIAGNOSTICS

6.1 GENERAL INTRODUCTION

There are four classes of diagnostic tests available for the 2200MVP System: 1) - "BOOTSTRAP" (the resident diagnostic program in the 2200 MVP CPU hardware), 2) - the Microcode (hardware/firmware) Diagnostics, 3) - the BASIC-2 Language Diagnostic, and 4) - the 2200 Peripheral Diagnostics.

The Microcode (hardware/firmware) Diagnostics for the 2200MVP CPU are available on the 2200MVP Operating System diskette (WL# 701-2294, latest version).

The BASIC-2 Language Diagnostic for the 2200MVP is available on WL diskette #701-2261. This diagnostic can be run on more than one 2236D terminal; in fact, this diagnostic should be run concurrently on all system terminals.

The 2200 Peripheral Diagnostics for the 2200MVP is available on WL diskette #701-2180. Note that when running the 2200 Peripheral Diagnostics, only one terminal can be used. When using any printer diagnostic for a local printer, all SELECT PRINT 215 statements in the program must be changed to SELECT PRINT 204.

6.2 MICROCODE DIAGNOSTICS

The 2200MVP diagnostics are microcoded routines that test the hardware components of the system and attempt to pinpoint any malfunction.

Additionally, there is a resident diagnostic program in the 2200 MVP CPU hardware called "BOOTSTRAP", and it too is a microcoded diagnostic routine (Ref: Section 3, paragraphs 3.7., 3.8, & 3.9). BOOTSTRAP runs automatically, whenever the central processor is powered up.

6.2.1 LOADING SYSTEM FILES

Whenever the operator responds to certain visual BOOTSTRAP requests, a System File will be loaded from the system disk and the following additional tasks are performed (by BOOTSTRAP):

- a) Check for disk "ready".
- b) Verify whether or not the requested file exists on the platter mounted.
- c) Load the file into Control and/or User Memory, depending on whether the tests to be run are microcode diagnostics, language diagnostics, or peripheral diagnostics.
- d) Verify correct Control Memory instruction parity, Control Memory CRC, and Control Memory LRC.
- e) Check User-Memory Parity.
- f) BOOTSTRAP passes control of the CPU to the System File currently loaded in Control Memory.

NOTE

Beginning with BOOTSTRAP release 2.2, one enhancement concerning the loading of system files has been made available; that is, the name of the file to be loaded by BOOTSTRAP can be entered by the operator. File names have a maximum length of 4 characters, the first of which must be "@". The appropriate disk-address SF' key should be pressed after keying-in the file name.

There are four "System File" diagnostics: 'CPU', 'Control Memory', 'Data Memory' (the User Memory test), and 'Registers'; these are microcoded routines designed to test the system hardware.

6.2.1.1 BOOTSTRAP SPECIAL FUNCTION KEYS

There are three groups of function keys defined for use from the "KEY SF'?" message that occurs during BOOTSTRAP.

- a) BASIC-2.
- b) User Menu of Diagnostics.
- c) Field Service Menu of Diagnostics.

If BASIC-2 is selected by the operator, access to either of the other two groups is not possible without reinitializing the central processor (via CPU power off/on, or \$INIT SUCTEM!)

If either the User Menu or Field Service Menu is selected, access to either of the other two groups is possible by keying RESET and then by selecting either another diagnostic menu or BASIC-2. (No reinitialization is necessary in this case.)

One of the above programs may be loaded into Control Memory by keying the appropriate special function key in response to the "KEY SF'?" message, as follows:

- a) SF'00 loads BASIC-2 from the disk @ address 310 (HEX).
- b) SF'01 loads BASIC-2 from the disk @ address B10 (HEX).
- c) SF'02 loads BASIC-2 from the disk @ address 320 (HEX).
- d) SF'03 loads BASIC-2 from the disk @ address B20 (HEX).
- e) SF'04 loads BASIC-2 from the disk @ address 330 (HEX).
- f) SF'05 loads BASIC-2 from the disk @ address B30 (HEX).
- g) SF'08 loads BASIC-2 from the disk @ address 350 (HEX).
- h) SF'09 loads BASIC-2 from the disk @ address B50 (HEX).
- i) SF'10 loads BASIC-2 from the disk @ address 360 (HEX).
- j) SF'll loads BASIC-2 from the disk @ address B60 (HEX).
- k) SF'12 loads BASIC-2 from the disk @ address 370 (HEX).
- 1 SF'13 loads BASIC-2 from the disk @ address B70 (HEX).
- m) SF'16 loads the User menu from the disk @ address 310 (HEX).
- n) SF'17 loads the User menu from the disk @ address BlO (HEX).
- o) SF'18 loads the User menu from the disk @ address 320 (HEX).
- p) SF'19 loads the User menu from the disk @ address B20 (HEX).
- q) SF'28 loads the Field Service Diagnostics menu from the disk @ address 310 (HEX).
- r) SF'29 loads the Field Service Diagnostics menu from the disk @ address BlO (HEX).
- s) SF'30 loads the Field Service Diagnostics menu from the disk @ address 320 (HEX).

t

٤

t) SF'31 loads the Field Service Diagnostics menu from the disk @ address B20 (HEX).

BOOTSTRAP ignores all undefined function keys while waiting for a response to the "KEY SF'?" message. Should a function key be depressed that specifies an unused hex address (no device at that address), BOOTSTRAP will halt; BOOTSTRAP always waits for a ready condition from disk. In case the wrong SF key is pressed, keying RESET restores the "KEY SF'?" message to the display of terminal #1.

When either the User or Field Service diagnostics menu is selected, a CPU system-diagnostics menu is displayed. (Ref: Paragraph 6.2.5)

USER DIAGNOSTICS:

When the User diagnostics menu is selected, the operator may select:

- a) SF'00 to load and run the CPU diagnostic.
- b) SF'01 to load and run the Control Memory diagnostics.
- c) SF'02 to load and run the Data Memory (User Memory) diagnostics.

In general, the User diagnostics comprise a chain of diagnostics; these are executed without operator intervention. The selected sequence repeats until RESET is keyed.

FIELD SERVICE DIAGNOSTICS

When the Field Service menu is selected, the operator can individually select:

- a) SF'00 to load and run the CPU diagnostic.
- b) SF'01 to load and run the Control Memory Addressing diagnostic.
- c) SF'02 to load and run the Control Memory MAT C&S diagnostic.
- d) SF'03 to load and run the Control Memory ROWPAT diagnostic.
- e) SF'04 to load and run the Data Memory (User Memory) Addressing diagnostic.
- f) SF'05 to load and run the Data Memory (User Memory) MAT C&S diagnostic.
- g) SF'06 to load and run the Data Memory (User Memory) ROWPAT diagnostic.
- h) SF'07 to load and run the Register diagnostic.
- i) SF'08 to load and run the Auxiliary Registers diagnostic.
- j) SF'09 to load and run the Stack Register diagnostic.

In general, Field Service diagnostics will execute only the specified diagnostic until RESET is keyed. The diagnostics used by the Field Service menu and the User menu differ by the inclusion of Register

tests in the Field Service Menu. The only additional difference is that the user-menu chain runs every diagnostic category. Refer to paragraph 6.2.2 for a brief description of each cpu hardware test category, paragraph 6.2.3 for brief descriptions of user diagnostics, and paragraph 6.2.4 for brief descriptions of Field Service diagnostics. Note that in order to select another diagnostic test, one of the three test menus must first be reselected. Therefore, after each test, key RESET, key the appropriate SF' key for selection of a menu, then select the desired test from the menu just selected.

Note that in the Field Service Diagnostics, special function key '15 is defined uniquely to allow chaining of Register Diagnostics. After selecting one of the Register diagnostics, keying RESET and then SF' 15 will cause all three register diagnostics to run sequentially.

6.2.2 MICROCODE DIAGNOSTICS DESCRIPTION

DIAGNOSTIC	FUNCTION
CPU	Test instruction set, including Extended and Read/Write instructions.
CONTROL MEMORY	Test Control Memory from end-of-program to end-of-memory for addressing, duplication of the 2200 Option 5 memory diagnostic, and a modified ROW PATTERN test.
DATA (USER) MEMORY	Test Data (User) Memory from start-of-memory to end-of-memory for addressing, duplication of the 2200 Option 5 memory diagnostic, and a modified ROW PATTERN test.
REGISTERS	Test registers FO-F7, CH, CL, PH, PL, SL, K, AUX 0-32, and STACK 0-96 (the SH register is not tested due to the ability of the hardware to change bit status).

6.2.3 USER DIAGNOSTICS

DIAGNOSTIC	CONFIGURATION	REPETITIONS
CPU	Loads and runs the CPU diagnos- tic only. Runs continuously.	3 passes per second
CONTROL MEMORY	Loads ADDRESSING, MATC&S and ROWPAT. Runs ADDRESSING for 5 loops, MATC&S for 5 loops, and ROWPAT for 1 loop, then repeats sequence.	3 minutes per pass
DATA (USER) MEMORY	Loads ADDRESSING, MATC&S and ROWPAT. Runs ADDRESSING for 5 loops, MATC&S for 5 loops, and ROWPAT for 1 loop; the entire sequence then repeats.	Size-dependent

6.2.4 FIELD SERVICE DIAGNOSTICS

DIAGNOSTIC	CONFIGURATION	APPROX. TIME PER LOOP
CPU	Loads and runs CPU diagnos- tic only. Runs continuously.	3 seconds per pass
CONTROL MEMORY	Loads ADDRESS, MATC&S, and ROWPAT. Runs only the selected diagnostic (continuously).	'ADDRESS'- 3 seconds per pass 'MAT C&S'5 seconds per pass for 16K 'ROWPAT'- 2.5 minutes per pass
DATA (USER) MEMORY	Loads ADDRESS, MATC&S and ROWPAT. Runs only the selected diagnostic continuously.	'ADDRESS'3 seconds per pass 'MAT C&S' - 2 seconds per pass 'ROWPAT' - Size-dependent
REGISTERS	Loads REGISTERS, AUXILIARY REGISTERS and STACK. Runs only the selected diagnostic (continuous-run).	'REGISTERS'07 seconds per pass 'AUXILIARY'5 seconds per pass 'STACK' - l second per pass

6.2.5 SPECIAL FUNCTION KEY DEFINITIONS FOR BOOTSTRAP MENUS

SF K EY:	FUNCTION/MENU LOADED:	SF KEY:	FUNCTION/MENU LOADED:
00	BASIC-2 (310)	15	
01	BASIC-2 (B10)	16	USER MENU (310)
02	BASIC-2 (320)	17	USER MENU (B10)
03	BASIC-2 (B20)	18	USER MENU (320)
04	BASIC-2 (330)	19	USER MENU (B20)
05	BASIC-2 (B30)	20 21 22	
06		23 24 25 26	
07		27	
08	BASIC-2 (350)	28	F.S. MENU (310)
09	BASIC-2 (B50)	29	F.S. MENU (B10)
10	BASIC-2 (360)	30	F.S. MENU (320)
11	BASIC-2 (B60)	31	F.S. MENU (B20)
12	BASIC-2. (370)		
13	BASIC-2		
14	(B70)		

PROGRAMS LOADABLE FROM DIAGNOSTIC MENUS

SF KEY	USER DIAGNOSTICS MENU	FIELD SERVICE DIAGNOSTICS MENU
00	СРИ	CPU
01	CONTROL MEMORY	C.M. ADD.
02	DATA MEMORY	C.M. MATC&S
03	n/a	C.M. ROWPAT
04	n/a	D.M. ADD.
05	n/a	D.M. MATC&S
06	n/a	D.M. ROWPAT
07	n/a	REGISTER
08	n/a	AUX. REGISTERS
09	n/a	STACK
10	n/a	n/a
14		
15	n/a	REGISTERS Diag. (chained)
16		
	n/a	n/a
28 29 30 31		

6.3 SYSTEM DIAGNOSTIC DISPLAYS

6.3.1 CPU DIAGNOSTIC

This diagnostic is designed to test the instruction set of the MVP Central Processor. The test sequence is as follows:

- a) Test Immediate Register instructions.
- b) Test Register instructions.
- c) Test Extended Register instructions.
- d) Test Branch instructions.
- e) Test Immediate Register instructions with Read/Write.
- f) Test Register instructions with Read/Write.
- g) Test Mini Instructions with Read/Write.
- h) Return to step a).

If RESET is keyed during this program, the KEY SF'? message should be displayed.

Normal Display:

CPU DIAG PASS LLLL

IMMED REG XX

REG INSTR XX

X-REG INSTR XX

MASK BR XX

where: LLLL = Number of completed loops

REG BR XX

XX = Microinstruction currently

IMMED R/W XX

being tested (in HEX).

REG R/W XX

AUX/STACK R/W XX

Should the system be unable to execute a particular instruction, the CRT cursor will stop at XX of the failing instruction. Should the title fail to appear, any of the following could be at fault: ORI, AC, SB, SR, B, BT, BF, BNE, BLER, or BNR.

MVP CENTRAL PROCESSOR INSTRUCTION SET

Instruction Code:		str. Instruction	Instr. Tested:	Instr. Class:
00 01 02 03 04 05 06 07 08 09	ORI XORI ANDI A IMMEI DACI REGIS DSCI ACI MI OR XOR AND	4B 4C 4D DIATE 4E STER 4F 50 51 52 53 54 55	OR(R/W) XOR(R/W) AND(R/W) SC(R/W) DAC(R/W) DSC(R/W) AC(R/W) M??(R/W) SHIFT(R/W) LPI(R/W) SR(R/W)	REGISTER R/W
0B 0C 0D 0E 0F 10	SC REGISTANCE REGISTAN	57 58 59 5A 5B 5C	TAP, TPA, XPA(R/W)-00 -01 -02 -03 -04 -05 -06	
13 14 15 16 17 18 19	XORX ANDX SCX EXTER DACX REGION DSCX ACX MX SHIFT X		-07 -08 -09 -0A -0B -0C -0D	
1B 1C 1D 1E 1F 20 21		BRANCH 65 66 67 STER 68 CH 69 6A 6B	-0F -10 -11 -12 -13 -14 -15	AUXILIARY & STACK R/W
43 44 45 46 47 48 49 4A	ORI(R/W) XORI(R/W) ANDI(R/W) AI(R/W) IMM	6C 6D 6E 6E 70 71 72 73 74 75 76	-16 -17 -18 -19 -1A -1B -1C -1D -1E -1F	

6.3.2 CONTROL MEMORY DIAGNOSTICS

6.3.2.1 ADDRESSING

This diagnostic is designed to read from MVP Control Memory location 0800 (HEX) to the last location in Control Memory and vice versa, searching for a memory location which may have been changed by writing into some other location. This is accomplished in the following manner:

- a) Flood memory with Hex 5A's (0101 1010₂).
- b) Starting at location 0800 (Hex) and searching forward to the end of Control Memory, read each location and check for the 5A pattern. If a location verifies "O.K." when checked, write an A5 (1010 0101) at that same location.
- c) Starting at the end of Control Memory (this does not include BOOTSTRAP addresses) and searching backward to Control Memory location 0800 (Hex), read each location and check for the A5 pattern. If a location verifies "O.K." when checked, write a 5A (Hex) at that same location.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

6.3.2.2 MAT C&S

This diagnostic is designed to test from the end of the diagnostic program to the end of Control Memory, and is accomplished as follows:

- a) The length of a random pattern to be written into all Control Memory locations is determined; this length is from 1 to 256 8-bit random characters.
- b) The random pattern is written into a section of Control Memory.
- c) The last-written section of memory is read, and then the random pattern is written into the next section of memory.
- d) Repeat step c) until all Control Memory locations are filled with the random pattern.
- e) Read the contents of the first memory section that was written into, and then verify that that the contents of every location in that section of memory is identical to the original random pattern.

- f) Using the pattern in the first-written section of Control Memory as the standard to which the contents of other locations in Control Memory will be compared, read each remaining memory section and verify that each location contains the same, original random pattern.
- g) Steps e) and f) are repeated five times (reread count); that accomplished, the test restarts at step a).

When RESET is keyed during this program, it will cause the KEY SF'? message to be displayed.

6.3.2.3 ROWPAT

This diagnostic performs a bit-by-bit test of Control Memory, searching for a bit location in a row or column common to the "Test Cell", which may have been changed when this "Test Cell" was written into. In order to understand the nature of this test, the following terms should be understood.

<u>Test Cell</u> - The bit location being tested in a memory chip (24 chips simultaneously).

<u>Conflict Cell</u> - The bit location in a memory chip being tested for conflict with the Test Cell.

Row - A row of addresses within the memory chip, one of which is the test cell row address.

Column - A column of addresses within the memory chip, one of which is the test cell column address.

Board Row - One of the three rows of 24 memory chips located on a Control Memory pc board.

<u>Test Pattern</u> - The pattern expected to be found in all other cells (conflict cells). Either 0 or 1 depending on which pass the program is executing.

Memory Test Area - From address 1000 to the end of memory if the program is in low memory, and from 0000 to 1000 if program is in high memory.

The diagnostic is performed as follows:

- a) Flood the current memory test area with zeroes.
- b) Read the current test cell for the flood pattern.
- c) Compliment the flood pattern and write into the test cell.
- d) Read the test cell for the test pattern.
- e) Read the conflict cell for the flood pattern.
- f) Repeat steps d) and e) making the conflict cell the next location within the column and then within the row.
- g) Write the flood pattern at the test cell.
- h) Repeat steps b) through g), making the test cell the next location within the row until the test cell has stepped through each memory location within that row.
- i) Repeat steps b) through h) for each row within the memory test area.
- j) Flood the current memory with ones (1's) and repeat steps a) through j).
- k) Move the test program from low memory to high memory and repeat steps a) through j).
- 1) Move the test program from high to low memory.

When RESET is keyed during this program, it will cause the KEY SF'? message to be displayed.

NOTE:

ERROR-MESSAGE INFORMATION FOR CONTROL MEMORY TESTS IS DOCU-MENTED IN PARAGRAPH 6.3.4.1

6.3.3 DATA MEMORY (USER MEMORY) DIAGNOSTICS

6.3.3.1 ADDRESSING

Generally speaking, this diagnostic is designed to read from start to end of User Memory and vice-versa, searching for a memory location that may have been changed when writing into a different location. This addressing test is specifically accomplished as follows:

- a) Flood memory with 5A's (0101 1010).
- b) Starting at the beginning of User Memory and searching forward to the end, each location is read and checked for the 5A pattern. If the location verifies "O.K." when checked, an A5 (1010 0101) is written at that location.
- c) Starting at the end and searching backward to the beginning of User Memory, each location is read and checked for the A5 pattern. If the location verifies "O.K." when checked, a 5A is written at that location.

When RESET is keyed during this program, the KEY SF' message should be displayed.

6.3.3.2 MAT C&S

This diagnostic is designed to test from start to end of User Memory, and is accomplished as follows:

- 1) Determine the length of a random pattern to be written to all of User Memory. The length is from 1 to 256 8-bit random characters.
- 2) Write the random pattern into a section of User Memory.
- 3) Read the last-written section of User Memory and write into the next section.
- 4) Repeat step 3 until all of User Memory is filled with the random pattern.
- 5) Read the contents of the first section of User Memory that was written and verify that it is correct by regenerating the pattern.
- 6) Using the pattern in the first-written section of memory as the original, read the remaining sections of memory and verify their accuracy against the first.
- 7) Repeat steps 5 and 6 five times (reread count) and and then repeat the entire procedure, starting at step 1, above.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

6.3.3.3 ROWPAT

This diagnostic tests every User Memory bit location having a row or column address common to the row or column address of the test cell.

Typically, one such bit location may have been changed when writing into the test cell. To better understand the nature of this test, the following terms must be understood.

Test Cell - The bit location being tested (16 chips simultaneously).

<u>Conflict Cell</u> - The bit location being tested for conflict with the Test Cell.

Row - A row of addresses within the memory chip; one particular location in the row is the test cell.

Column - A column of addresses within the memory chip; one particular location in the column is the test cell.

<u>Chip Row</u> - One of the four rows of 18 memory chips located on each Data (User) Memory board.

<u>Test Pattern</u> - The pattern expected to be found in the test cell. Either one or zero depending on which pass the program is executing.

Flood Pattern - The pattern expected to be found in all other cells (conflict cells). Either zero or one, depending on which pass the program is executing.

The diagnostic is performed as follows:

- a) Flood all of User Memory with zeroes.
- b) Read the current test cell for the flood pattern.
- c) Compliment the flood pattern and write that into the test cell.
- d) Read the test cell for the test pattern.
- e) Read the conflict cell for the flood pattern.

- f) Repeat steps d) and e), making the conflict cell the next location within the column, and then within the row.
- g) Write the flood pattern at the test cell.
- h) Repeat steps b) through g), making the test cell the next location within the row until the test cell has stepped through each memory location within the row.
- i) Repeat steps b) through h) for each row in User Memory.
- j) Flood all User Memory locations with one's and repeat steps b) through i).

When RESET is keyed during this program, the KEY SF'? message should be displayed.

NOTE:

ERROR-MESSAGE INFORMATION FOR DATA (USER) MEMORY TESTS IS DOCU-MENTED IN PARAGRAPH 6.3.4.2

6.3.4 DIAGNOSTIC ERROR MESSAGE INFORMATION & IDENTIFICATION OF FAULTY RAMS

6.3.4.1 ERROR MESSAGE INFORMATION FOR CONTROL MEMORY TESTS

- If a failing Control Memory location is between 0000-1FFF or 4000-4FFF, replace the 6788 board in the MVP chassis Control Memory position #1. Otherwise, replace the 6788 pc in Control Memory position #2 (Ref. Figure ?)
- If an error is detected, the error message will be displayed under the same test name. The test will be restarted, and if another error occurs, that message will be displayed under the first error message. This procedure repeats until the screen is full. At this point, "CONTINUE" may be keyed to continue the test.
- Occasionally, MAT C&S will display two error messages on the same line when it cannot isolate the problem completely; the more likely error is displayed first.
- When the system detects a memory failure, one of the following error messages is displayed:

AECM -- Addressing Error in Control Memory

BECM -- Bit Error in Control Memory

PECM -- Parity Error in Control Memory

VECM -- Verify Error in Control Memory

EXPLANATIONS:

1) AECM aaaa bbbb xxxxxx

Where: aaaa = The address of the instruction in error

bbbb = The conflicting address

xxxxxx = An XOR of the expected and actually-read

instruction

This error indicates that writing to Control Memory location bbbb seems to modify location aaaa. The "1" bits in the xxxxxx field of the display indicate which bit(s) have been modified. The error could also occur if a chip at location aaaa had a marginal failure.

2) BECM aaaa xxxxxx

Where aaaa = The address of the instruction in error

xxxxxx = An XOR of the instruction actually read from

memory with the instruction that was expected

to be there.

This error implies that a bit error was detected while reading Control Memory. The "1" bits in the xxxxxx field of the display indicate which bit(s) are incorrect.

3) PECM aaaa dddddd

Where aaaa = The address of the instruction with bad parity.

dddddd = The instruction located at aaaa. The
instruction is reread when displayed and
thus may not be the same as when the error
occurred.

This error implies that bad parity was detected during execution of the diagnostic. Bad parity may be the result of:

- a) Bits dropped
- b) Bits picked up
- c) Bad parity written
- d) Bad parity-control logic

4) VECM aaaa

Where: aaaa = An address in the section of Control Memory that does not verify correctly.

6.3.4.2 ERROR MESSAGE INFORMATION FOR DATA MEMORY TESTS

- If the CPU has <u>6787</u> pc loading, and if the failing memory location is between 0000-7FFF, replace the 6787 in Data (User) Memory position #1; if not, change the 6787 in position #2.
- If the CPU has <u>7587</u> pc loading, and if the failing memory location is between 0000 of bank #1 and FFFF of bank #2, replace the 7587 in Data (User) Memory position #1; if not, change the 7587 in Data (User) Memory position #2.

- If an error is detected, the error message will be displayed under the test name. The test will then be restarted, and if another error occurs, that message will be displayed under the first error message. This procedure repeats until the screen is full. At this point, "CONTINUE" may be keyed to continue the test.
- If an error occurs, the message will be displayed on the screen unless "P" or "T" was keyed at the beginning of the diagnostic.

 "P" will print the errors on the printer selected by /215, and "T" will print the errors on device /204. Execution of the diagnostic will continue after the error message is printed.
- * Occasionally, MAT C&S will display two error messages on the same line when it cannot isolate the problem completely; the more likely error is displayed first.
- When the system detects a memory failure, one of the following error messages should be displayed:
 - a) AEDM -- Addressing error in Data Memory (User Memory)
 - b) BEDM -- Bit error
 - c) PEDM -- Parity error
 - d) REDM -- Read error
 - e) VEDM -- Verify error

EXPLANATIONS:

a) AEDM ss.aaaa ss.bbbb xx

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)

aaaa = Address of the data in error

bbbb = Conflicting address

xx = XOR of the expected and actually-read data.

This error indicates that writing to location bbbb seems to modify location aaaa. The "1" bits in the xx field of the display indicate which bits have been modified. The error could also occur if a chip at location aaaa had a marginal failure.

b) BEDM ss.aaaa xxyy

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)

aaaa = Address of the data in error

xxyy = XOR of the data actually read from User/Data memory
with the data that was expected to be there.

xx = Corresponds to the byte at location aaaa

yy = Corresponds to the byte at location aaaa+1

This error implies that a memory error was detected while reading User/Data Memory. The "1" bits in the xxyy field of the display indicate which bit(s) are not correct. If all the bits are zero, one of the two parity bits associated with the pair of bytes read is incorrect.

c) PEDM ss.aaaa

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)

aaaa = Data memory address (i.e., the current value of the
 PC's) at the time of the error. This is probably,
 but not necessarily, the address of the memory
 location with bad parity.

This error implies that bad parity was detected during a read of 8-bit User/Data Memory.

Bad parity may be the result of:

- 1) Bits dropped
- 2) Bits picked up
- 3) Bad parity-check logic

This error should be serious enough to warrant the executing of a User/Data Memory diagnostic. However, it may be possible to attempt re-execution of the currently-loaded system program. If the error is reported again, a User/Data Memory diagnostic should be run to locate the bad memory chip.

NOTE:

In order to determine which bit is bad, a technician may ground L41 pin 3 on the 6789 board; this action disables parity-error logic. If this is performed, a different error message will be displayed.

d) REDM ss.aaaa xx

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)

aaaa = Address of the data in error

xx = XOR of the data in memory with the data that was expected to be there.

This error implies that a memory error was detected while reading User/Data Memory. The "1" bits on the xx field of the display indicate which bits are not correct. If all the bits are zero, a bit in the other byte of the pair of bytes is incorrect.

e) VEDM ss.aaaa

Where: ss = Memory bank containing the error (00 = bank #1; 40 = bank #2; 80 = bank #3; C0 = bank #4)

aaaa = Address of the data in error

This error is reported to a system program being given control after loading, or when memory is verified in response to RESET or CLEAR being executed. The area of User/Data Memory used for storing constants (BASIC verb tables, math constants, messages) does not verify correctly.

The operator should attempt to reload the particular system system program. If the error recurs, however, the User/Data Memory Diagnostic should be run.

6.3.4.3 MEMORY DIAGNOSTIC INTERPRETATIONS USING THE MEMORY ERROR CHIP IDENTIFIER (MECI) PROGRAM

MECI is <u>not</u> a diagnostic, but it <u>is</u> a program that provides a means, other than using RAM-board layout charts, for locating RAM failures. MECI requests the exact configuration of Control and Data (User) Memory, then waits for the operator to key in an error message that occurred during a memory diagnostic or during the loading of BASIC-2. That accomplished, the program "points out" the failing RAM by displaying a graphic of the pc board with an 'X' at the location of the bad RAM.


The part number for the MECI program diskette is WL# 701-2452. The program is self-explanatory; however, the following stipulations apply.

- 1) Hardware Requirement: 2200VP/MVP with 16K memory and an 80 x 24 CRT.
- 2) "RETURN" must be keyed after each field. Keying "RETURN" prior to the end of a field causes the next field to be displayed.
- The operator must specify the disk file from which data will be compared against PECM data (if the error occurred while trying to load from disk). If no file is desired, key in spaces and then "RETURN"; the file name defaults to "BASIC-2 (00)".
- 4) Press any non-SF key to clear display and enter a 'next' error; or, press any SF key to enter a different memory configuration.

 This is not valid when in the EDIT SYSTEM ERROR mode.
- 5) Note that User/Data Memory board #1 is close to the CPU logic boards, and board #2 is close to the CPU power supply. (Ref: Figure ?)
- 6) When in the EDIT SYSTEM ERROR mode, simply key in the error message that was displayed when the RAM fault was detected. Key "RETURN"; MECI will point out, in the display of terminal #1, which RAM has failed.


6.3.4.4 MEMORY DIAGNOSTIC INTERPRETATIONS BY DIAGRAM

If MECI is not available, the following charts will point out which RAM is failing. To use the charts:



8 bits

FIGURE 6-2 DATA MEMORY (1587) DIAGNOSTIC DIAGRAM



6-2

LOCATIONS	WHEN LOADED IN DATA MEM. BOARD SLOT#2	COOO-DFFF (BANK #1)	EOOO-FFFF (BANK #1)	8000-9FFF BANK #1)	A000-BFFF (BANK #1)	64K	5-0000					
HEX ADDRESS LOCATIONS & BANK NUMBERS	WHEN LOADED IN DATA MEM. BOARD SLOT#1	4000-5FFF (BANK #1)	6000-7FFF (BANK #1)	0000-1FFF (BANK #1)	2000-3FFF (BANK #1)	1BUNK=	leny se					
		LOCATIONS:	LOCATIONS:	LOCATIONS:	LOCATIONS:	J	4				396	
SVEN ADDRESSES (0,2,4,8,A,C,E) (1,3,5,7,9,B,D,F)	2 4 8 10 20 40 80 P 67 87 RØ 1 2 4 8 10 20 40 80 P	18 17 20 12 11 02 OL10 0 1 L L G H L L L L L L L L L L L L L L L L	38 37 38 38 34 34 32 37 29 29 28 27 28 37 29 35 27 20 35 27 29 35 27 20 35 27 30 35 27 30 35 37 30 35 37 30 35 37 30 35 37 30 35 37 30 35 37 30 35 37 30 35 37 30 35 37 30 35 37 30 35 37 30 37	25 57 56 55 57 55 51 50 44 0+9 03 48 47 46 45 44 42 41 40	77 76 78 77 77 72 71 70 69 68 67 68 65 64 63 62 61 60 59	97 08 18 28 18 19 19 19 16 16 16 16 16 16 16 16 16 16 16 16 16	[196] [195] [194] [195]		BOARD ROWS LOADED WITH RAM ICS NOMEN- CLATURE A B C D E F G H	X	7587-2 X X X X X X X X X	
	BIT	101	HAM BOW DESTONACTIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			$\overline{\wedge}$					

- 1) Find the appropriate configuration in chart #1
- 2) Find the bank # and address in the bank that corresponds with the bank and address that was displayed in the error message. This step points out which ROW of RAM in the two boards contains the failing chip.
- 3) Chart #2 points out which half of the row contains the faulty RAM, depending on whether the address of the error location is even or odd.
- 4) Any bits that are on (1) in the XOR field are bad.

6.3.5 REGISTER DIAGNOSTICS

6.3.5.1 GENERAL PURPOSE REGISTERS

This diagnostic is designed to test the FO-F7, CH, CL, PH, PL, SL and K registers in such a manner that it may be determined whether or not bits have gone bad, or whether a conflict in addressing (of registers) exists. It is accomplished in the following manner:

- a) Flood all registers with all zeroes.
- b) For each register:
 - 1. Set the test pattern to 00.
 - 2. Set the test register to the test pattern value.
 - Verify that the test register holds the test pattern value.
 - 4. Verify that the other registers have not been changed.
 - 5. Add 01 to the test pattern value.
 - 6. Repeat steps 2 through 5 until test pattern equals 00.
 - 7. Repeat steps 1 through 6 until all registers have been tested. Note that the SH register is not tested, due to the ability of system hardware to change its bit status.

A check on register K is made prior to the occurrence of any test displays. Should REGISTER TEST fail to appear on the CRT, then register K may be failing.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after the program has halted, key HALT/STEP again.

Normal Display:

REGISTER TEST

LLLL

where: LLLL = number of completed loops

6.3.5.2 GENERAL REGISTERS ERROR DISPLAYS

a)

REGISTER TEST

FFFF

REGISTER TT AND CC ERROR (XX)

LLLL

where: FFFF = Number of completed loops at time of error

TT = Name of register under test

CC = Name of conflict register

XX = Contents of register CC

This error is caused when testing register TT, register CC was found not to contain the expected.

b)

REGISTER TEST

FFFF

REGISTER TT ERROR (XX)

LLLL

This error is caused when the register under test fails to hold the test pattern.

6.3.5.3 AUXILIARY/STACK

This diagnostic is designed to check the Auxiliary registers to determine whether each Auxiliary register will:

- a) Hold a particular pattern.
- b) Have any effect on any other auxiliary register.
- c) Have any effect on any stack level.

Two separate patterns are used by the routine:

- a) Test pattern One of 8 patterns (below) which is expected to be in the Auxiliary register under test.
 - 1. 0000 0001 0000 0001
 - 2. 0000 0010 0000 0010
 - 3. 0000 0100 0000 0100
 - 4. 0000 1000 0000 1000
 - 5. 0001 0000 0001 0000
 - 6. 0010 0000 0010 0000
 - 7. 0100 0000 0100 0000
 - 8. 1000 0000 1000 0000
- b) Conflict pattern Either all 0's or all 1's, depending on what pass the program is executing.

The tests are executed as follows:

- a) All Auxiliary registers and the Stack are initialized with the conflict pattern.
- b) The current test Auxiliary register is written with the current test pattern.
- c) The test Auxiliary register is read as follows:
 - 1. TPA writes the test pattern.
 - 2. PC's are complemented.
 - 3. XPA reads the test pattern.
 - 4. PC's are checked against the expected pattern.

- 5. TAP reads the complemented test pattern.
- 6. PC's are complemented again.
- 7. PC's are checked against the expected pattern.
- d) The remaining Auxiliary registers and the stack are checked to determine whether or not they still contain the conflict pattern.
- e) Steps b) through d) are repeated until all test patterns have been tested.
- f) Steps b) through e) are repeated until all 32 Auxiliary registers have been tested.
- g) The conflict pattern is complemented and steps a) through f) are repeated.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after program has halted, key HALT/STEP again.

NORMAL DISPLAY

AUXILIARY TEST

LLLL

where: LLLL = number of completed loops

6.3.5.4 AUXILIARY/STACK ERROR DISPLAYS

a)

AUXILIARY TEST

FFFF

AUX TT FAILURE (XXXX)

LLLL

where: FFFF = Number of completed loops at time of error

TT = Auxiliary register under test

XXXX = XOR of expected and actual

This error occurs when the Auxiliary register under test is found not to contain the expected test pattern.

b)

AUXILIARY TEST

FFFF

AUX TT AND AUX CC FAILURE (XXXX)

LLLL

where: CC = Conflict register

This error is caused when Auxiliary register CC was found <u>not</u> to contain the expected test pattern.

c)

AUXILIARY TEST

FFFF

STACK AND AUX TT FAILURE (XXXX)

LLLL

This error is caused when a Stack level was found <u>not</u> to contain the expected test pattern.

6.3.5.5 STACK/AUXILIARY

This diagnostic is designed to check the Stack, to determine whether each Stack level will:

- a) Hold a particular pattern.
- b) Have an effect on any other Stack level.
- c) Have an effect on any Auxiliary register.

When RESET is keyed during this program, the KEY SF'? message should be displayed.

When HALT/STEP is keyed during this program, the program will be interrupted only after an error has been detected and displayed. To resume execution after program has halted, key HALT/STEP again.

NORMAL DISPLAY

STACK TEST # LLLL

where: LLLL = Number of completed loops

6.3.5.6 STACK/AUXILIARY ERROR DISPLAYS

a)

STACK TEST

FFFF

STACK FAILURE (XXXX)

LLLL

where: FFFF = Number of completed loops at time of error XXXX = XOR of expected and actual

This error is caused when a Stack level fails to maintain the expected pattern.

b)

STACK TEST

FFFF

AUX YY FAILURE (XXXX)

LLLL

where: YY = Auxiliary register

This error is caused when a particular Auxiliary register fails to maintain the expected pattern.

6.4 BASIC-2 LANGUAGE DIAGNOSTIC DISPLAYS

DSC

This particular diagnostic will stop on any error relating to the BASIC-2 interpreter. The source of any BASIC-2 Interpreter malfunction may be traced to a fault (or faults) at any level of CPU hardware operation. The following displays will appear during a test run of the 2200VP BASIC Language diagnostic.

BASIC-2 DIAGNOSTIC

TESTING 2200VP BASIC-2

STATEMENTS

TESTING COM.....OKAY TESTING COM(COM; COM).....OKAY

COM CLEAR LET, IF/THEN/ELSE

FOR/NEXT/STEP STR()
DATA/READ/RESTORE DEFFN

GOSUB/RETURN DEFFN'/GOSUB'
ON GOTO/GOSUB RETURN CLEAR

TESTING 2200VP BASIC-2 ALPHANUMERICS

TESTING ALL, HEXOKAY	TESTING BINOKAY
LEN	NUM
POS	VAL
VER	CONCATENATION
ADD(C)	AND, OR, XOR
BOOL	DAC

SUB(C)

TESTING 2200VP BASIC-2

MATHEMATICAL FUNCTIONS

TESTING #PI,RND....OKAY

TESTING INT.....OKAY

SIN

COS

TAN

ARCSIN

ARCCOS

ARCTAN

ABS, SGN

LOG

EXP

SQR

LGT

FIX,MOD

ROUND(X,Y)

MAX, MIN

TESTING 2200VP BASIC-2

SCIENTIFIC MATRIX

TESTING MAT EQUALITY...OKAY

TESTING MAT ADD, SUB....OKAY

MAT CON, XER, IDN

MAT SCALAR MULT

MAT TRANSPOSE

MAT MULT

MAT INVERSE

MAT REDIM

MAT READ

TESTING 2200VP BASIC-2

COMMERCIAL MATRIX

TESTING MAT CONVERT...OKAY

TESTING MAT MOVE.....OKAY

MAT SORT

MAT COPY

MAT MERGE

MAT SEARCH

TESTING 2200VP BASIC-2 GENERAL I/O

TESTING \$IF ON....OKAY

TESTING \$TRAN.....OKAY

\$GIO

TESTING 2200VP BASIC-2

GENERAL I/O

SPACK

INTERNAL FORMAT.....OKAY

DELIMITER FORMAT

FIELD FORMAT

MISCELLANEOUS

SUNPACK

INTERNAL FORMAT.....OKAY

DELIMITER FORMAT

FIELD FORMAT

6.5 2236D AND 2236MXD DIAGNOSTIC PROCEDURES

Refer to Module Repair Guides 3, 3.1, and 3.2.

NOTES:

NOTES:

SECTION 7

SYSTEM-LEVEL MAINTENANCE, ADJUSTMENTS, AND TROUBLESHOOTING

This section contains preventive maintenance, adjustment, and troubleshooting procedures for the 2200MVP system. Only the CPU and the 2236D Interactive Terminals are given detailed treatment here. All available peripherals are fully documented in other Wang or OEM manuals. See the preface of this manual for a listing of these publications.

7.1 PREVENTIVE MAINTENANCE

To ensure trouble-free operation the 2200MVP must have periodic preventive maintenance, consisting of inspecton, cleaning, and adjustments. The PM procedures for the CPU and the 2236D Terminals are given in this section.

The following preventive maintenance routines should be performed once every six to twelve months. This preventive maintenance schedule assumes a clean operating environment and a normal operating time during the standard five-day, 40 hour weeks. A dusty environment or any substantial increase in system operating time will require that the preventive maintenance be scheduled at closer intervals. In addition, these maintenance routines should be performed during each unscheduled service call.

7.1.1 CENTRAL PROCESSING UNIT

The following preventive maintenance procedure should be performed every six to twelve months.

- 1. Check the unit cooling fan for proper operation.
- 2. Clean the CPU according to the following procedure:
 - a. Remove the top and bottom covers from the CPU.
 - b. Remove the I/O controllers.

- c. Use a soft-bristle brush to remove dust from the inside of the CPU.
- d. Remove each printed circuit board from the CPU and clean the finger connectors, using an eraser.
- e. Using an eraser, clean the finger connectors of each I/O controller, and then reinstall the controllers in the CPU.
- f. Use a mild detergent and a soft cloth or sponge to remove dirt and grime from the CPU cabinetry. Do not use abrasive or corrosive chemicals.
- g. Replace the top and bottom covers to the CPU and tighten them securely.
- 3. Check the power supply for voltage and ripple according to the procedure given in section 7.3.2. Adjust if necessary.
- 4. Run the Diagnostics discussed in section 6, as needed, to confirm proper operation of the CPU circuitry.

7.1.2 2236D INTERACTIVE TERMINALS

The following preventive maintenance procedure should be performed every six to twelve months.

- 1. Check the unit cooling fan for proper operation.
- 2. Clean the 2236D terminal according to the following procedure:
 - a. Remove the top cover from the unit.
 - b. Use a soft-bristle brush to remove dust and dirt from inside the unit (especially from the CRT and Flyback).
 - c. Use a soft cloth and a mild detergent to clean the face of the CRT. Do not use an abrasive cleanser.
 - d. Use a soft-bristle brush to remove dust and dirt from the keyboard.
 - e. Clean the outside covers of the unit with a soft cloth or sponge and a mild detergent.

- f. Return the top cover and tighten securely.
- 3. Check the power supply voltage and ripple according to the procedure given in section 7.3.3. Adjust if necessary.
- 4. Check the unit for proper operation.

7.1.3 PREVENTIVE MAINTENANCE FOR SYSTEM PERIPHERALS

Each model printer, plotter, disk drive, and tape drive has its own preventive maintenance schedule and procedure, which is documented in a specific maintenance publication for that model. For a summary of these publications, see the 2200MVP System-Level Documentation list in the preface of this manual.

7.2 SYSTEM-LEVEL PREVENTIVE MAINTENANCE

7.2.1 LUBRICATION

No lubrication is required in 2200MVP CPU or the 2236D Terminals. Other system peripherals, especially those containing moving parts, may have special lubrication requirements. See specific maintenance manuals for instructions.

7.2.2 SYSTEM ECN'S

Ensure that the 2200MVP system is kept up-to-date by verifying and installing all required ECN's.

7.3 ADJUSTMENTS

Adjustments, particularly electrical adjustments, should be performed only when the parameter measured proves to be out of tolerance. Do not make electrical or mechanical adjustments indiscriminately. Before making any adjustments, be certain that the measuring instruments are properly calibrated.

7.3.1 RECOMMENDED TEST EQUIPMENT/TOOL LIST

 Digital Voltmeter, with an accuracy of at least + 1% of full scale (or of reading) and 1 mv resolution factor. Analog Multimeters have accuracy and resolution factors that are unacceptable for certain critical measurements.

Acceptable Type/Equivalent: FLUKE #8000A

- 2. Multimeter, 20,000 ohms/volt (minimum); 2% or better full scale accuracy; for less critical measurements.
 Acceptable Type/Equivalent: TRIPLETT VOM #630NA
- Oscilloscope, with two Xl probes and two XlO probes.
 Acceptable Type/Equivalent: TEKTRONIX #465
- 4. Allen wrench Set.
- 5. Plastic alignment screwdriver for video display adjustments.
- 6. Torque driver (Utica, TS-100).
- 7. Hex nut driver set.
- 8. Heavy duty screwdriver with well-insulated handle, for discharging video display anode voltage.
- 9. Insulated heavy-gauge ground wire with insulated alligator clips, for use with item 8, above.
- 10. Small screwdriver with insulated shank, used mostly for voltage adjustments.

NOTE:

In addition to the above list, many system peripherals will require special tools and test equipment for adjustment and maintenance.

7.3.2 CPU VOLTAGE ADJUSTMENT PROCEDURE

- 1. Turn the system power OFF.
- 2. Remove the top cover of the CPU.
- 3. Turn the system power ON.
- 4. Check DC voltages with a digital voltmeter for the specified values, as listed in Table 7-2. Adjust the trimpots where indicated in Figure 7-1 to obtain correct voltage levels where necessary.

IMPORTANT:

Be sure to connect the COMMON lead of the voltmeter to a \pm 0V connection, NOT the chassis or I/O controller rail. Erroneous readings will result if chassis ground is used as the voltmeter reference. The oscilloscope ground clip should also be attached to \pm 0V, NOT chassis ground.

- 5. Using an oscilloscope with an Xl probe, measure the ripple at the points indicated in Table 7-2. AC ripple should not exceed the limits specified. If any voltage or ripple measurement is out of specification, troubleshoot the CPU power supply.
- 6. Note that when increasing RAM capacity by field conversion, or when adding extra I/O capabilities to the CPU, all voltages must be rechecked and readjusted when necessary.

NOTE:

The CPU regulator board will be one of the types shown in Figures 7-1 and 7-2. The standard MVP chassis uses the 6797 board, and the MVP-A uses the 7397 board. These boards are not interchangable. For the location of the regulator board in the CPU chassis, see Figure 1-8.




FIGURE 7-1 6797 REGULATOR BOARD




TABLE 7-2 CPU VOLTAGE REGULATOR ADJUSTMENTS

LOCATION	VOLTAGE	LIMITS	ADJUST		RIPPLE
			6797	7397	
Pin J	+5 V R1	+4.95 vdc to +5.05 vdc	R2	R5	15 mvp-p
Pin L	+5VR2	+4.95 vdc to +5.05 vdc	R5	R16	15 mvp-p
Pin M	+12 V R	+11.95 vdc to +12.05 vdc	R26	R33	15 mvp-p
Pin N	-12 V R	-11.95 vde to -12.05 vde	R15	R43	35 mvp-p
Pin S	-5 V R	-4.95 vdc to -5.05 vdc	R10	R51	25 mvp-p

7.3.3 2236D ADJUSTMENTS

7.3.3.1 2236D VOLTAGE ADJUSTMENT PROCEDURE

- 1. Turn the unit power OFF.
- 2. Remove the top cover of the terminal.
- 3. Turn the unit power ON.
- 4. Check DC voltages with a digital voltmeter for the specified values, as listed in Table 7-3. Adjust the trimpots where indicated in Figure 7-3 to obtain correct voltage levels where necessary. Be sure to connect the COMMON lead of the voltmeter to a + OV connection, not the chassis, or erroneous readings will result.
- 5. Using an oscilloscope with an Xl probe, measure the ripple at the points indicated in Table 7-3. AC ripple should not exceed the limits specified. Be sure to connect the oscilloscope ground clip to + OV, not to chassis ground. If any voltage or ripple measurement is out of specification, troubleshoot the CPU power supply.
- 6. A similar procedure should be followed for each peripheral unit having a self-contained power supply.

TABLE 7-3 2236D VOLTAGE REGULATOR ADJUSTMENTS

VOLTAGE	LIMITS	ADJUST	RIPPLE
+5 V R	+4.95 vdc to +5.10 vdc	R4	20 mvp-p
-5VR	-4.90 vde to +5.10 vde	R19	15 mvp-p
+12 V R	+11.80 vdc to +12.20 vdc	R10	50 mvp-p
-12 V R	-11.80 vdc to -12.20 vdc	R16	50 mvp-p
	+5VR -5VR +12VR	+5VR +4.95 vdc to +5.10 vdc -5VR -4.90 vdc to +5.10 vdc +12VR +11.80 vdc to +12.20 vdc	+5VR +4.95 vdc to +5.10 vdc R4 -5VR -4.90 vdc to +5.10 vdc R19 +12VR +11.80 vdc to +12.20 vdc R10




FIGURE 7-3 7067 REGULATOR BOARD

7.3.3.2 VIDEO DISPLAY UNIT ADJUSTMENTS

CAUTION:

No work should be attempted on an exposed Video Display Chassis by anyone not familiar with servicing procedures and precautions.

7.3.3.2.1 SAFETY WARNING

- 1. A good practice, when working inside any electronic chassis, is to use only one hand. This will avoid the possibility of carelessly putting one hand on chassis or ground and the other on an electrical connection, causing severe electrical shock.
- 2. Extreme care should be used in handling the cathode ray tube; rough handling may cause implosion, due to atmospheric pressure. Do not nick or scratch the CRT or subject it to any undue pressure.

3. Avoid prolonged exposure at close range to unshielded areas of the cathode ray tube. Possible danger or personal injury from unnecessary exposure to X-ray radiation may result.

7.3.3.2.2 MOTOROLA DISPLAY CHASSIS

- 1. Remove the cover of the 2236D Interactive Terminal.
- 2. Connect a voltmeter to pin 22 of the video PCB and adjust Regulator, R74 (see CAUTION below), for a meter reading of +73.0 vdc + 1.0 vdc. See Figure 7-4.

CAUTION:

Do not adjust the regulator control through its total range or damage to the display unit may result.

- 3. Remove the video input cable from the display chassis.
 Connect a jumper from chassis ground to the center conductor of the input connector.
- 4. Connect a X10 oscilloscope probe to Q3 collector and adjust Video Bias, R10, for +30 vdc. If Q3 oscillates while adjusting R10, temporarily connect a capacitor having a value from .05 uf to .68 uf @ 25V between Q2 base and ground.
- 5. Remove the shorting jumper and capacitor (step 4) and reconnect the video cable.
- 6. Enter the following program in the 2200MVP:

1 PRINT "HO";

2 GO TO 1

RUN

EXECUTE

FIGURE 7-4 MOTOROLA VIDEO DISPLAY BOARD

The display should fill with alternate HO characters.

- 7. Set horizontal hold and vertical hold controls to midrange.
- 8. Adjust horizontal oscillator coil (L1) for horizontal sync. If an 80 x 24 controller is installed in a system, the horizontal oscillator coil (L1) on the Motorola Video Display Chassis must be adjusted very carefully for a stable display. This adjustment has a limited range of stability with the 80 x 24 display, and must be set in the middle of this stable range. Be sure to turn the power off and on several times after adjusting the coil to be sure horizontal sync is achieved; otherwise another service call will be required to readjust L1.
- 9. Adjust Vertical Size, R65, for a vertical height of 8.5 inches (21.6 cm).
- 10. Adjust Width, L4, for 10 inches (25.4 cm) horizontal deflection.
- 11. Adjust Vertical Linearity, R52, for characters of equal height.
- 12. Adjust the centering tabs on the CRT yoke for a centered display. Be sure the tabs are at least 90° from each other.
- 13. Repeat steps 8 through 12 until proper horizontal deflection, vertical deflection, and centering raster are achieved.
- 14. Adjust Focus, R17, for best overall focus.

7.3.3.2.3 WANG DISPLAY CHASSIS

- 1. Connect a digital voltmeter to the +12V test point (Point A in Figures 7-5 or 7-6; reference chassis ground).
- 2. For models with a power supply module, adjust the +12VR on the 7255 for +12.00 vdc + .10 vdc. See Figure 7-6.
- 3. For models without a power supply module, adjust the +12V regulator card (7067 PC board) for +12 vdc + .10 vdc.
- 4. Connect an oscilloscope to pin M (Point M in Figure 7-5).

 Adjust the Dynamic Focus coil (Z1) for an amplitude of 300V p-p as observed on the oscilloscope. Disconnect the oscilloscope.
- 5. Enter a program in the system to display a screen filled with the characters "HO".
- 6. Set both horizontal hold (R33) and vertical hold (R15) to the middle of the stable display range.
- 7. Adjust the vertical size (R24) for a vertical height of 8.5 inches (21.6 cm) on the 12" display.
- 8. Adjust the vertical linearity (R18) for character rows of equal height.
- 9. Repeat steps 7 and 8 until both requirements can be met.
- 10. Adjust the width coil (Z2) for 10 inches (25.4 cm) of horizontal deflection on the 12" display.
- 11. Adjust the horizontal phasing (R35) for characters centered horizontally on the raster (turn the brightness up sufficiently to observe the raster).
- 12. Adjust the focus (R28) for the best overall focus.

FIGURE 7-5 WANG VIDEO DISPLAY BOARD




FIGURE 7-6 POWER SUPPLY MODULE FOR WANG DISPLAYS

7.4 TROUBLESHOOTING THE 2200MVP

This section provides troubleshooting aids that will be helpful in identifying the more common system faults. Use a logical approach to troubleshoot the system: observe the problem symptoms carefully, and then isolate the problem by logical deduction.

NOTE:

Be certain to verify or install all required ECN's.

7.4.1 THE CENTRAL PROCESSING UNIT

From a system standpoint, troubleshooting the CPU involves a relatively simple procedure. The following steps should be performed.

- 1. Remove all peripheral controllers from the CPU. Check the address switch settings. Ensure that all cables from peripherals to controllers are secured. Replace only the 2236MXD and the disk controllers(s). Check all voltages for proper levels. If the problem persists, continue with ROUTINE A (in Section 7.4.3). Otherwise continue with step 2.
- 2. If the problem persists, replace each board presently in the CPU (and I/O) with a known good board (same revision if possible) until the problem disappears (never rule out the possibility of mutiple problems). If the problem still persists, there may be a software problem.
- 3. Once the problem has been removed, run all System and BASIC-2 Diagnostics. If any further errors are discovered from these diagnostics, follow the procedures outlined in the 2200MVP Troubleshooting Flowchart (Section 7.4.3). Otherwise, continue with step 5.

- 4. Replace only the suspected bad peripheral controller with a known good one in the CPU. If the problem recurs and appears to be in the peripheral, troubleshoot that peripheral according to the procedures given in the specific maintenance manual for that peripheral. A list of these manuals in given in the preface of this manual.
- 5. Plug all peripheral controllers into the CPU and recheck all voltages. Run all system and peripheral diagnostics to ensure that the system operates properly in its final configuration.


7.4.2 THE SYSTEM PERIPHERALS


Because of the wide range of peripherals available to the 2200MVP System, it would be impractical to present here a full troubleshooting procedure for each. All available peripherals are fully documented in their own maintenance publications. The unit maintenance manual is generally the most helpful document for troubleshooting the peripheral. In addition, many peripherals have Module Repair Guides (MRGs) which give special procedures, test routines, and diagnostics to aid in repairing the individual PC boards in the units.

For a summary of these maintenance publications, see the 2200MVP System-Level Documentation list in the preface of this manual.


7.4.3 2200MVP TROUBLESHOOTING FLOWCHART


The 2200MVP Troubleshooting Flowchart, starting on the next page, presents a logical approach to troubleshooting the system.








2200MVP TROUBLESHOOTING FLOWCHART



























2200MVP TROUBLESHOOTING FLOWCHART

2200MVP TROUBLESHOOTING FLOWCHART



NOTES:

SECTION 8

UPGRADES/CONVERSIONS

8.1 VP TO MVP CONVERSIONS

8.1.1 CENTRAL PROCESSING UNIT

- a) Replace 6793 board with 6793-1.
- b) Replace 6788A #1 board with 6788-1A.
- c) Install 2236MXD controller (address set to '00').

8.1.2 2270 TO 2270A-D CONVERSION

- a) Remove the 210-7018A Disk Microprocessor.
- b) Modify the 220-3011 Disk Cable and 220-0066-3 cable as described in Appendix A of Service Bulletin 82 (if necessary). Be sure pin 11 of the 220-0066-4 cable is NOT connected to the fingerboard.
- c) Install the 210-7218C Disk Microprocessor, being sure to reconnect all cables.
- d) Adjust the power supply regulators and phase-locked loop.

8.1.3 2270A TO 2270A-D CONVERSION

ECN 9617:

- a) Remove PROMS L91 and L92.
- b) Insert PROM 378-2256 in L92.
- c) Insert PROM 378-2257 in L91.

8.1.4 2236 TO 2236D CONVERSION

- a) Remove 210-7292A CPU.
- b) Insert 210-7292-1A CPU.

8.1.5 2236MXC TO 2236MXD CONVERSION

- a) Remove 177-2236-1 MXC Controller.
- b) Replace with 177-3236-1 MXD Controller.

8.2 MVP to MVP-A CONVERSION

When system upgrades are made by adding more peripherals and controllers, it may also be necessary to upgrade the standard MVP to an MVP-A to accommodate the extra current demand; the MVP-A makes 20 amps available to the I/O. Use the guidelines set forth in section 3.6 to determine the need for an MVP-A conversion.

- a) Exchange the MVP chassis for an MVP-A chassis, WL# 270-0451 (50Hz) or WL# 270-0452 (60 Hz).
- b) Replace the standard 210-6797 regulator with a 210-7397 regulator.
- c) A conversion kit (WL# 200-0322) is available containing the MVP-A chassis and the 210-7397 regulator.

8.3 2200MVP EXPANDED MEMORY

The 2200MVP is now available with an expanded data memory capability. This provision for greater memory (up to 256K) is made possible by the use of 16K RAMS (377-0345) in a new 210-7587 PCB. To accommodate the memory increase the Bootstrap PROMS, Operating System, diagnostics, and system hardware have to be changed. An explanation of these changes follows.

8.3.1 BOOSTSTRAP PROMS

2200 VP/MVP Bootstrap Release 2.2 has been incorporated by ECN #9772. For a system to operate with an expanded memory, this ECN must be performed. The old PROMS on the 210-6789 must be replaced with the following:

378-2045R1 = L27378-2046R1 = L28

378-2047R1 = L29

NOTE:

The 2270A diskette drive must have ECN #9617 installed (new PROMS 378-2256, 378-2257).

8.3.2 OPERATING SYSTEM

The MVP Operating System must be at revision 5 or higher (WL# 701-2294E).

8.3.3 DIAGNOSTICS

.

The system diagnostics contained on the Operating System diskette, which are essentially the same as the older diagnostics, have the added capability to test systems with expanded memory.

8.3.4 HARDWARE CHANGE

To allow for the use of the 210-7587 and the 16K RAMS in existing MVP systems, the following hardware change must be made.

NOTE:

Because all changes are downward compatible (the current VP/MVP will work with them), all PC boards should be modified to facilitate their replacement. The 6798 motherboard needs to be updated only if a 7587 memory board is to be installed in the unit.

210-6790 5

- 1. Change C4 to .0033 uf (300-1909). C4 is located on the schematic at coordinates I3.
- 2. Add a wire from L51 pin 7 to connector X_3 .
- 3. Add a wire from L51 pin 9 to connector 20₃.
- 4. Cut the etch between L18A pin 9 and connector 122.
- 5. Add a wire from L49 pin 9 to connector 122.
- 6. Add a wire from L49 pin 10 to L28 pin 6.

- 7. Add a wire from L49 pin 11 to L39 pin 8.
- 8. Change the E-REV level from 4 to 5.

210-6791 3

- 1. Insert a 7427 (376-0125) into location L21A. Pin 1 should be located toward the bottom of the board. Connect pin 7 to \pm 0V and pin 14 to \pm 5V.
- 2. Cut the etch connected to L53 pin 2 at pin 2.
- 3. Add a wire from L32 pin 13 to L53 pin 2.
- 4. Add a wire from L32 pin 12 to connector H₂.
- 5. Add a wire from L32 pin 12 to L21A pin 12.
- 6. Jumper L21A pins 3 and 13 together.
- 7. Add a wire from L32 pin 11 to L21A pin 6.
- 8. Add a wire from L21A pin 1 to L41 pin 2.
- 9. Add a wire from L21A pin 2 to L41 pin 6.
- 10. Add a wire from L21A pin 13 to L41 pin 7.
- 11. Add a wire from L21A pin 4 to L22 pin 4.
- 12. Add a wire from L21A pin 5 to L22 pin 6.
- 13. Add a wire from L22 pin 3 to connector 8_2 .
- 14. Add a wire from L22 pin 5 to connector 1_3 .

- 15. Add a 2.2K resistor (330-3022-4B) between L22 pin 3 and +5V.
- 16. Add a 2.2K resistor between L22 pin 5 and +5V.
- 17. Change the E REV level from 2 to 3.

210-6793-1 2

- 1. Add a wire from L39 pin 3 to L35 pin 10.
- 2. Add a wire from L39 pin 4 to connector R_{3} .
- 3. Add a wire from L39 pin 5 to L35 pin 6.
- 4. Add a wire from L39 pin 6 to connector H_3 .
- 5. Change the E-REV level from 1 to 2.

<u>210-6798</u> [3]

For access to the motherboard, remove the bottom access panel by removing the feet on the underside of unit. All modifications described below can be performed without removing the motherboard from the chassis. See Figure 1-8 for the location of PC boards in the CPU chassis.

- 1. Add a wire from $6793-H_3$ to $6791-8_2$ to 6787 (DM1) M_2 to 6787 (DM2)- M_2 .
- 2. Add a wire from $6793-R_3$ to $6791-1_3$ to 6787 (DM1)-N₂ to 6787 (DM2)-N₂.
- 3. Add a wire from $6791-H_2$ to 6787 (DM1)-L₂ to 6787 (DM2)-L₂.

- 4. Add a wire from $6790-20_3$ to 6788 (CM1)-N₂.
- 5. Add a wire from $6790-X_3$ to 6788 (CM1)- R_2 .
- 6. Add a wire from 6788 (CM1)- E_2 to 6788 (CM2)- E_2 .
- 7. Add a wire from $6790-12_2$ to 6787 (DM1)-J₂ to 6787 (DM2)-J₂.
- 8. Add a wire from 6788 (CM2)-2 $_3$ to 6787 (DM1)- K_2 to 6787 (DM2)- K_3 .
- 9. Add a wire from 6787 (DM1)-14, to 6787 (DM2)- R_2 .
- 10. Add a wire from 6787 (DM1)-S₂ to \pm 0V.
- 11. Add a wire from 6790-C, to 6788 (CM1)-S2.
- 12. Add a wire from 6790-17, to 6788 (CM1)-16,
- 13. Add a wire from $6790-16_2$ to 6788 (CM1)-15₂.
- 14. Change the E-REV level from 2 to 3.

8.3.5 CONVERSION KITS

The conversion kit contains only the data memory boards necessary for the upgrade. The customer chassis must be upgraded, and updated CPU boards (6790, 6791 and 6793-1) must be installed. It is recommended that only the customer chassis be updated at the customer site. The CPU boards should be updated and checked with the additional memory prior to the installation. Upon installation, swap the CPU boards and bring the non-updated boards back to the CE office for updating. After updating they can be used for the next conversion.

NOTES:

NOTES:

APPENDIX A 2236D CHARACTER SET

			CONTRO	L CODES				
нех	ACTION		HEX	ACTIC)N	нех		
00	NULL		06	CURSOR OF	F	0A	CURSOR	
01	HOME CURS	OR	07	AUDIBLE TONE		oc	cuasoa 1	
03	CLEAR SCRI		08	BACKSPAC	E	00	CARRIAG RETURN	
05	CURSOR ON		09	NON-DESTE SPACE	RUCTIVE			
			CHARA	CTERS				
HEX	CHAR	HEX	CHAR	HEX	CHAR	HEX	CHAR	
10	â	30	0	50	Р	70	Р	
11	ê	31	1	51	a	71	q	
12	î	32	2	52	R	72	r	
13	ô	33	3	53	S	73	5	
14	î	34	4	54	Т	74	t	
15	ä	35	5	55	U	75	u	
16	e e	36	6	56	v	76	v	
17		37	7	57	W	77	w	
18	Ö	38	8	58	×	78	×	
19	Ü	39	9	59	Y	79	y	
1A	a	3A		5A	Z	7A	z	
18	е	38		58	l	7B	6	
1C	ù	3C	<	5C		7C	£	
1D	Ä	3D	-	5D		7D	e	
1E	Ö	3E	>	5E	!	7E	ζ.	
1F	Ü	3F	. ,	5F		7F	1	
20	SPACE	40	@	60	ļ	80	NULL	
21	1	41	Α	61	a	81	•	
22		42	В	62	b	82	•	
23	=	43	С	63	С	83	4	
24	s	44	D	64	d	84	-	
25	Qi,	45	E	65	e	85		
26	&	46	F	66	f	86	1	
27		47	G	67	q	87	****	
28	1	48	н	68	h	88	•	
29)	49	1	69	ı	89	,	
2A		4A	J	6A		8A	^	
28	•	48	к	68	k	88	-	
2C		4C	L	6C	, ,	вс	ii ii	
2D		4D	М	6D	m	80	I :	
2E	Pinner	4E	Ν	6E	11	86		
2F		4.F	0	6F	0	8F	1 99	

•

APPENDIX B

2200MVP ERROR CODES

Ennon	Code:	NONRECOVERABLE ERRORS
BITOI	code.	MONNECOAEWADEE EWKOR?
Misc.	Errors:	
	AO1	memory exceeded (overlap: text & symbol table)
	A02	memory exceeded (overlap: text & value stack)
	A03	not enough memory (LISTDC, MOVE, COPY)
	A04	stack overflow (operator stack)
	A05	line too long
	A06	program protected
	A07	illegal immediate mode statement
	A08	statement not legal here
	A09	program not resolved
		F- 00. dm 100 10001700
Synta	x Errors:	
	S10	missing left parenthesis
	S11	missing right parenthesis
	S12	missing equal sign
	S13	missing comma
	S14	missing asterisk
	S15	missing angle brackets
	S16	missing letter
	S17	missing hex digit
	S18	missing relation operator
	S19	missing required word
	S20	expected end of statement
	S21	missing line number
	\$22	illegal PLOT argument
	S23	missing literal string
	S24	illegal expression or missing variable
	S25	missing numeric scalar variable
	S26	missing array variable
	S27	missing numeric array
	S28	missing alpha array
	S29	missing alpha variable
Progra	am Errors:	
	P32	starting address greater than ending address
	P33	line number conflict
	P34	illegal value
	P35	no program
	P36	underfined line number or CONTINUE illegal
	P37	underfined special function subroutine
	P38	underfined FN function
	P39	FN nested too deep
	P40	NEXT without FOR
	P41	RETURN without GOSUB

P42	illegal image
P43	illegal matrix operand
P44	matrix not square
P45	operand dimensions not compatible
P46	illegal microcommand
P47	missing buffer variable
P48	illegal device specification
P49	interrupt table full
P50	illegal dimensions or variable length
P51	variable or value too short
P52	variable or value too long
P53	noncommon variables already defined
P54	common variable required
P55	undefined array
P56	illegal subscripts
P57	illegal STR () arguments
P58	illegal field/delimiter specification
P59	illegal redimension

Error Code: RECOVERABLE ERRORS

Computation Errors:

C60	underflow
C6·1	overflow
C62	division by zero
C63	zero divided by zero, or zero raised to zero power
C64	zero raised to negative power
C65	negative number raised to noninteger power
C66	SQR of negative power
C67	LOG of zero
C68	LOG of negative power
C69	argument too large

Execution Errors:

X70	insufficient data
X71	value exceeds format
X72	singular matrix
X73	illegal INPUT data
X74	wrong variable type
X7 5	illegal number
X77	invalid partition reference

Disk Errors:

D80	file not open
D81	file full
D82	file not in catalog
D83	file already catalogued
D84	file not scratched
D85	index full
D86	catalog end error
D87	no end file
D88	wrong record type
D89	sector address beyond EOF

I/O Errors:

190	disk hardware error (X'CO' not rec'd)
I91	disk hardware error
192	disk hardware error (timeout)
I93	disk format error
I94	format key engaged
I 95	seek error
196	CRC error
I97	LRC error
1 98	illegal sector address
199	read-after-write error

•

APPENDIX C

CPU MOTHERBOARD (6798)

MNEMONICS

I/O Address Bus Lines 1-8 AB1-AB8 'A' Bus Lines 0-7 A Bus Ø-7 ABS Address Bus Strobe ALU CLK 'C' Bus Latch Clock В Unconditional Branch 'B' Bus Lines 0-7 B Bus Ø-7 BLK-CA Block Carry BRANCH Conditional Branch CØ-7 ALU Output Lines to 'C' Bus CA Carry Borrow Bit Control Memory Address Lines 0-11. CA 0-11 'C' Bus Lines 0-7 C Bus Ø-7 **CBS** Control Bus Strobe CDI 0-23 Control Memory Data Input Lines 0-23 Control Memory Data Output Lines 0-23 CDO₀₁₋₂₃ CE Chip Enable CEN Carry Enable CIO Control Input/Output Count Down PC's CNTD **CPB** Central Processor Busy Data Memory Data Input Lines g-17 DI Ø-17 Data Memory Input Parity (DI 8 & 17) DIP DMPI Data Memory Parity Inhibit DMS_{1,2} Data Memory Select Data Memory Output Lines d-17 DO_{Ø-17} HALT HALT/STEP Input IB 1-9 I/O Input Bus Lines IBS Input Bus Strobe ICC **G-15** Instruction Counter Bits I/O CLK I/O Clock to I/O Controllers LHPC Load High Order PC

Load Low Order PC

LLPC

LOP Long Operation

LPI Load PC's Immediate

MARCLK Memory Address Refresh Clock

 $^{\mathrm{MS}}_{1-6}$ Control Memory Select $_{1-6}$ $^{\mathrm{OB}}_{1-8}$ I/O Output Bus Lines $_{1-8}$

OBS Ouput Bus Strobe
PARITY OFF Simulator Function
PCCC PC Counter Clock

PECM Parity Error Control Memory
PEDM Parity Error Data Memory

PH Ø-7 PH Register Bits Ø-7

PINC PC Increment

PL Ø-7 PL Register Bits Ø-7

POR Power-ON Reset
PRMS Calculator Prime

R Ø-22 Instruction Bits Ø-22

RA_{Ø-5} Data Memory Refresh Address _{Ø-5}

R/B I/O Ready/Busy

REF Refresh

REFCLK Refresh Clock

RESET Hardware Trap to 8001
ROMS Enable BOOTSTRAP PROMS

Read/Write Data Memory Bits 0-8
R/W₂ Read/Write Data Memory Bits 9-17

R/W CM Control Memory Read/Write

SØ-S7 Stack Bits \emptyset -7 SB Subroutine Branch

SHØ Carry Flag

SR Subroutine Return
STOP Simulator Function
SWITCHES Simulator Function

T_{Ø-16}
TAP
System Timing Clocks _{Ø-16}
Transfer Auxiliary to PC's
TCMDR
Control Memory Data Read
TSP
Transfer Stack to PC's

WPB Simulator Function
XOP Extended Operation

XPA Exchange PC's and Auxiliary

APPENDIX D

2200MVP SIGNAL RUN LIST

Signal	Source DM	CM	MC	IC	ST	ALU	REG	PSR	1/0
AB 1 AB 2 AB 3 AB 4 AB 5 AB 6 AB 7 AB 8	REG REG REG REG REG						D ₁ 4 ₁ 6 ₁ E ₁ 7 ₁		D ₁ 5 ₁ 6 ₁ E ₁ F ₁ 6 ₃
A Bus Ø A Bus 1 A Bus 2 A Bus 3 A Bus 4 A Bus 5 A Bus 6	REG REG REG REG REG REG REG REG REG		S ₂ 14 ₂ R ₂ 13 ₂ P ₂ M ₂ K ₂			Y ₂ 20 ₂ X ₂ B ₃ 18 ₂ 17 ₂ U ₂	16 ₃ 17 ₃ 8 ₃ 3 4 ₃ 2 20 2 0 2		6 ₃ 7 ₃ 8 ₃
A Bus 7 ABS ALUCLK B B Bus Ø B Bus 1 B Bus 2 B Bus 3 B Bus 4 B Bus 5 B Bus 6 B Bus 7	REG REG ALU ST		14 2 2 21 20 2 18 2 V ₂ 16 2 15 2	v ₂	U ₂	6 ₂ W ₂ L ₃ K ₃ 9 ₃ 7 ₃ 5 ₃ 4 ₃	D ₂ 81 W ₂ 10 ₃ K ₃ 93 J ₃ 83 73 D ₃ 43		J ₁
BLK-CA BRANCH CØ C1 C2 C3 C4	ALU ALU ALU ALU ALU ALU ALU		2	92		10 ₂ 5 ₂ 16 ₂ 8 ₂ 12 ₂ 11 ₂	10 ₂ 16 ₂ s ₂ R ₂		

Signal	Source DM	CM	мс	IC	ST	ALU	REG	PSR	1/0
C5	ALU					м ₂	м ₂		
C6	ALU					K ₂	к ₂		
C7	ALU					H ₂	^H 2		
CA	ALU					82	82		A :
CA Ø	IC	102	72	62					
CA 1	IC	P_2^-	H ₂	H ₂					
CA 2	IC	L ₂	62	⁵ 2					و
CA 3	IC	112	9 2	⁷ 2					
CA 4	IC	M ₂	F ₂	F ₂					
CA 5	IC	92	⁵ 2	42					
CA 6	IC	202	112	¹² 2					
CA 7	IC	v_2	$^{L}_{2}$	^M 2					
CA 8	IC	\mathbf{x}_{2}	N ₂	$^{\mathtt{P}}_{\mathtt{2}}$					
CA 9	IC	192	102	¹¹ 2					
CA 10	IC	²¹ 2		13 ₂					
CA 11	IC	$^{\mathtt{W}}_{\mathtt{2}}$		$^{\mathrm{N}}_{\mathrm{2}}$					_
C Bus Ø					¹⁸ 2		172		
C Bus 1					15 ₂		15 ₂		
C Bus 2					¹⁴ 2		¹⁴ 2		
C Bus 3					13 ₂		13 ₂		
C Bus 4					P ₂		P ₂		
C Bus 5			•		N ₂		N ₂		
C Bus 6					L ₂		$^{ extsf{L}}_{ extsf{2}}$		
C Bus 7					$^{\mathrm{J}}_{\mathrm{2}}$		J ₂		_
CBS	REG						²⁰ 3		⁵ 3
CDI ₀₋₂₃									
CDO Ø	CM	²⁰ 3	L ₃		L ₃				
CDO 1	CM	¹⁹ 3	К3		^Н 3				9
CDO 2	CM	¹⁸ 3	J ₃		F ₃				
CDO 3	CM	м ₃	E ₃		E ₃				
CDO 4	CIM	L ₃	^D 3		D ₃				3-
CDO 5	CM	103	³ 3		c ₃				
CDO 6	CM	c ₂	^E 2		D ₂				_
CDO 7	CIM	^B 2	$^{\mathtt{D}}_{\mathtt{2}}$		42				
CDO 8	CIM	A ₂	c ₂		^B 2				

Signal	Source	≥ DM	CM	MC	IC	ST	ALU	REG	PSR	1/0
Signal CDO 9 CDO 10 CDO 11 CDO 12 CDO 13 CDO 14 CDO 15 CDO 16 CDO 17 CDO 18 CDO 19 CDO 20 CDO 21 CDO 22 CDO 23 CE CEN CIO CNTD CPB DI Ø DI 1 DI 2 DI 3 DI 4 DI 5	CM C	11 ₁ 16 ₃ 17 ₃ 8 ₃ 17 ₃ 0 ₃	CM 10 1 K 1 J 1 X 3 V 3 N 3 11 3 K 3 2 2 2 1 2 L 1 9 1 8 1 U 2	MC 12 A2 N1 113 73 63 53 43 C3 42 32 22 B2 R1 131	10 ₁	ST A2 R1 P1 163 103 212 202 Y2 E1 F2 62 E2 51 101	T ₂ 9 ₂ 16 ₃ 17 ₃ R ₃ s ₃ 19 ₃	F2 62 E2 52 12 92 51	PSR	1/0 ⁴ 3
CPB DI Ø DI 1	REG ALU ALU	17 ₃			¹⁰ 1	101	17 ₃			⁴ 3
DI 4 DI 5 DI 6 DI 7	ALU ALU ALU ALU	T ₃ U ₃ 15 ₃ 14 ₃ P ₃					\$3 19 ₃ 15 ₃ 14 ₃ P ₃			
DI 8 DI 9 DI 10 DI 11 DI 12 DI 13	ALU MB MB MB MB MB	13 ₃ 13 ₁ P ₁ 12 ₁ 6 ₁					13 ₃ 16 ₃ 17 ₃ R ₃ s 19 ₃			

Signal	Source	DM	CM	MC	1C	ST	ALU	REG	PSR	1/0
DI 14	МВ	E ₁					15 ₃			
DI 15	МВ	F ₁					14 ₃			
DI 16	МВ	41					P ₃			
DI 17	MB	$^{D}_{1}^{-}$					133			
DMP I	REG	_			22			22		
DMS 1	ST	¹⁰ 3				20 ₃				
DMS 2	ST	103				х ₃				±
DO Ø	DM	193		^T 3						
DO 1	DM	²⁰ 3		υ ₃						
DO 2	DM	٧ ₃		17 ₃						
DO 3	DM	W ₃		¹⁸ 3						
DO 4	DM	¹⁸ 3		s ₃						
DO 5	DM	x ₃		19 ₃						
DO 6	DM	¹¹ 3		⁹ 3						
DO 7	DM	^M 3		^Н 3						
DO 8	DM	¹² 3		10 ₃						_
DO 9	DM	$^{\mathtt{M}}_{\mathtt{l}}$		¹¹ 1						
DO 10	DM	L ₁		¹⁰ 1						
DO 11	D M	10 ₁		$^{\mathtt{L}}\mathtt{_{1}}$						
DO 12	DM	$^{\mathtt{H}}\mathtt{1}$		7						
DO 13	DM .	81		$^{\mathtt{J}}_{\mathtt{l}}$						
DO 14	DM.	\mathfrak{I}_{1}		81						
DO '15	DM	κ_1		91						
DO 16	DM	⁷ 1		$^{\mathtt{H}}\mathtt{1}$						
DO 17	DM	91		ĸ ₁						
HALT	1/0							K ₁		K ₁
IB 1	I/O							$^{\mathtt{P}}\mathtt{1}$		151
IB 2	1/0							^B 2		s ₁
IB 3	1/0							42		¹⁴ 1
IB 4	1/0							121		R ₁
IB 5	1/0							$c_2^{}$		N ₁ *
IB 6	I/O							¹¹ 1		P ₁
IB 7	1/0							A ₂		L ₁
IB 8	I/O							^M 1		M ₁
<u>IB 9</u>	1/0							101		² ₃

Signal	Source DM	ı cm	MC	IC	ST	ALU	REG	PSR	I/O
ĪBS	1/0						F ₃		13
ICC Ø	IC			¹⁴ 3	¹⁴ 3		3		3
ICC 1	IC			153	15 ₃				
ICC 2	IC			133	133				
ICC 3	IC			B ₃	A ₃				
ICC 4	IC			R ₃	R ₃				
ICC 5	IC			P ₃	P ₃				
ICC 6	IC			N ₃	N ₃				
ICC 7	IC			123	123				
ICC 8	IC			к ₃	к ₃				
ICC 9	IC			93	93				
ICC 10	IC			J ₃	J ₃				
ICC 11	IC			83	83				
ICC 12	IC			53	⁵ 3				
ICC 13	IC			43	43				
ICC 14	IC			33	33				
ICC 15	IC			23	23				
I/O CLK	ALU			•	J	¹¹ 3			L ₃
LHPC	IC			¹¹ 1	¹¹ 1				,
LLPC	IC			M ₁	M ₁				
LOP	ST		$\mathtt{T_2}$	บ_2	T ₂		T 2		
LPI	ST			9 ₁	91	91	-		
MARCLK	ALU R	3	¹⁴ 3	H ₃	-	F ₃			
MS 1	IC	18 ₂		E ₂		•			
MS 2	IC	T 2		$\mathtt{D_2}$					
MS 3	IC	17 ₂		C,					
MS 4	IC	18 ₂		172					
MS 5	IC	T ₂		T 2					
MS 6	IC	172		16 ₂					
OB1	REG	¹ 3					⁶ 3		A ₃
OB2	REG	z_2					113		
OB3	REG	z ₂ R ₁					M_3		B ₃ C ₃ D ₃
OB4	REG	121					M ₃ 12 3		D_3
		_					_		-


Signal	Source DM	CM	MC	IC	ST	ALU	REG	PSR	1/0
OB5	REG	111					¹⁴ 3		J ₃
OB6	REG	61					13 ₃		н 3
OB7	REG	51					P ₃		F ₃
OB 8	REG	41					N ₃		E ₃
OBS	REG						H ₁		H ₁
PCCC	IC			81	81		_		-
PECM	MC		172	182	162				
PEDM	MC		J ₂	32	_		32		
РН Ø	ST 9 ₃	M ₁	_	_	¹⁹ 3	²⁰ 3	_		
PH 1	ST 8 ₃	F ₁			222	33			
PH 2	ST K ₃	E			W_3	х ₃			
РН 3	ST J ₃	$^{\mathrm{D}}_{1}$			183	E ₃			
PH 4	ST F ₃	^T 3			w_2	² 3			
PH 5	st c ₃	s ₃			112	¹⁴ 2			
РН 6	ST 53	R ₃			$^{\rm R}_2$	$^{\rm Z}_{\rm 2}$			
PH 7	ST	23			$^{\rm M}_2$	L ₂			
PINC	IC			K ₁	K ₁				
PL Ø	ST	¹⁶ 3	R ₃		^T 3	^T 3			
PL 1	ST 6 ₃	¹⁵ 3			s_2	v ₂			
PL 2	ST D ₃	¹⁴ 3			122	152			
PL 3	ST 2 ₃	B ₃			92	$^{\mathrm{N}}_{\mathrm{2}}$			
PL 4	ST 14 ₁	^A 3			12	F ₂			
PL 5	ST A ₃	222			72	J ₂			
PL 6	ST B ₃	$^{\mathtt{P}}_{\mathtt{1}}$			102	P ₂			
PL 7	ST H ₃	$^{\mathtt{N}}_{\mathtt{1}}$			$^{\mathrm{x}}_{\mathrm{2}}$	^A 3			
POR	PSR			W ₂	$^{\mathtt{v}}{}_{\mathtt{2}}$		v ₂	E ₁	
PRMS	PSR	E ₃						^B 1	³ 3
RØ	MC		P ₃			¹ 3	13		
R1	MC		13 ₃			222	²² 2		
R2	MC		¹⁶ 3	¹⁶ 3		¹⁸ 3	¹⁸ 3		
R3	MC		¹⁵ 3	^T 3		v ₃	v_3		
R4	MC		^Y 2	z_2		^M 3	s ₃		
R5	MC		13	E ₃		^N з	¹⁵ 3		
R6	MC		222	13		²¹ 2	212		

Signal	Source	DM	CM	мс	IC	ST	ALU	REG	PSR	1/0
R7	MC			A ₃	D ₃		с ₃	c ₃		
R8	MC			2 3	F ₃		3	E ₃		
R9	MC			19 ₂	202			18 ₂		
R10	MC			x ₂	Y ₂			x ₂		
R11	MC			N ₃	L ₃			L ₃		
R12	MC			²⁰ 3	183			,		
R13	MC			х ₃	193					
R14	MC			W ₃	₩ ₃		W ₃	W ₃		
к15	MC			v ₃	υ ₃		_ປ ິ ₃	_ປ ິ ₃		
R16	MC			F ₃	6 ₃	⁶ 3	63			
R17	MC			м ₃	¹⁰ 3					
R18	MC			41	41		41			
R19	MC			12 ₃	_		123			
R20	MC			5	5		5			
R21	MC			E ₁	E ₁		E ₁			
R22	MC			$^{\mathrm{D}}_{1}^{\mathrm{-}}$	\mathbf{D}_{1}^{-}		D ₁			
ra Ø	IC	E ₃		_	J_2		_			
RA 1	IC	⁷ 3			K ₂					
RA 2	IC	33			82					
RA 3	IC	$^{R}_{1}$			102					
RA 4	IC	R ₁ 13			142					
RA 5	IC	⁴ 3			R ₂					
R/B	1/0							х ₃		к ₃
REF	ALU	L ₃	Y 2		^B 2		^B 2			
REFCLK	IC				^B 2 15 ₂		^B 2 13 ₂			
RESET	PSR				s ₂				D ₁	
ROMS	IC			$^{\mathtt{W}}_{2}$	$\mathbf{x_2}$		¹¹ 1		_	
R/Wl	MC	N ₃		B ₃ 12 ₂						
R/W2	MC	$^{\mathrm{N}}_{\mathrm{1}}$		¹² 2						
\overline{R}/W (CM)	IC	_	к ₂	_	F ₁					
sø	ST		_		73	⁷ 3				
Sl	ST				113	113				
S2	ST				м ₃	м ₃				
S3	ST				S ₃	s ₃				

Signal	Source DM	CM	MC	IC	ST	ALU	REG	PSR	1/0
S4	ST			173	173				
S 5	ST			v_3	v ₃				
\$6	ST			A ₃	z_2				
S7	ST			c_3	в ₃				
SB	ST			A ₃ C ₃ 19 ₂	172				
SHQ	REG				_	⁷ 2	⁷ 2		
SR	ST			212	192	192	-		
TĪ	ALU			141	141	141	¹⁴ 1		
T2	ALU				121	121	_	F ₁	
T3	ALU		$^{\mathtt{P}}_{\mathtt{1}}$	$^{\rm N}_2$	N ₁	$^{\mathtt{N}}\mathbf{_{1}}^{-}$	$^{\mathtt{N}}\mathbf{_{1}}$	_	
T4	ALU		$^{\mathtt{M}}_{\mathtt{1}}$	$^{\mathtt{P}}_{\mathtt{1}}$	41	P ₁			
T 5	ALU	•		12		1,			
<u>T6</u>	ALU		$\mathbf{F_1}$		$^{\mathtt{F}}\mathtt{_{1}}$	$\mathbf{F_1}$	$\mathbf{F_1}$		
T7	ALU			¹² 1		М			
T8	ALU			A ₂		A 2			
<u>T9</u>	ALU	42			22	22			
T10	ALU				$c_2^{}$	2 c ₂			
$\overline{\mathtt{T11}}$	ALU				2 ₂ c ₂ 3 ₂	32			
T12	ALU			131	131	131	131		
<u>T13</u>	ALU					42			
T14	ALU					$^{\mathrm{D}}_{\mathrm{2}}$			
T15	ALU					E ₂			
T16	ALU			$^{\mathtt{R}}_{\mathtt{1}}$		$^{\mathtt{R}}_{\mathtt{1}}$	$^{\mathtt{R}}\mathbf{_{1}}$		
TAP	ST			H	$^{\mathtt{H}}\mathtt{_{1}}$		_		
TCMDR	ALU		6		$^{\mathtt{J}}_{\mathtt{1}}$	J ₁	$^{\mathtt{J}}_{\mathtt{1}}$		
TSP	ST			71	71	-	_		
XOP	ST		121	L ₁	$^{\mathtt{L}_{1}}$				
XPA	ST			⁶ 1	6				

Signal	Source	DM	СМ	MC	IC	ST	ALU	REG	PSR	I/O
+5VR1	PSR			² 1 ^B 1 ²¹ 3 ^Y 3				² 1 ^B 1 ²¹ 3 ^Y 3	8 ₁ J ₁	² 1 ⁸ 1 ¹⁴ 3 ^R 3
+5VR2	PSR	² 1 ^B 1 ²¹ 3 ^Y 3	2 ₁ B ₁ 21 ₃ Y ₃	3	² 1 ⁸ 1 ²¹ 3 ² 13	2 ₁ B ₁ 21 ₃ Y ₃	² 1 ⁸ 1 ²¹ 3 ⁹ 1	3	10 ₁ L ₁	3
-5VR	PSR	3 ₁ C ₁	3 ₁ c ₁	3 ₁ c ₁	3 ₁ c ₁	3 ₁ c ₁	3 ₁ c ₁	3 ₁ c ₁	¹⁵ 1 ⁸ 1	
+12VR	PSR	15 ₁ s ₁	15 1 8	15 ₁ s ₁	15 ₁ s ₁	¹⁵ 1	15 s ₁	15 ₁ s ₁	11 ₁ M ₁	15 ₃ S ₃
-12VR	PSR	1		T	T	1	1	1	12 1 N ₁	12 ₃ N ₃
<u>+</u> 0V		1 ₁ A ₁ 22 3 z ₃	1 ₁ A ₁ 22 ₃ z ₃	1 ₁ A ₁ 22 ₃ Z ₃ 8 ₃	1 ₁ A ₁ 22 ₃ z ₃	1 ₁ A ₁ 22 ₃ z ₃	1 ₁ A ₁ 22 ₃ Z ₃	1 ₁ A ₁ 22 ₃ Z ₃	1 13 ₁ P ₁ 14 ₁ R ₁	3 1 C ₁ 13 ₃ P ₃

ž



APPENDIX E BILL OF MATERIALS

MB0080-A	HULTI	TI-LEVEL	BILL OF MATERIAL AS	0F	RUN DATE: 07/16/79
ASSEMBLY PART NUMBER ASSEMBLY DESCRIPTION	IUMBER Ption	177-3012 2200HVP-8 CPU 32K	X HEH		
POSITION IN Structure	LEGEND 1 2 3	ID COMPONENT 3 PART NUMBER	DESCRIPTION	 Σ Ζ	GUANTITY Per assy
1 2 3	N N N	187-5014 210-7587-1A 209-7587-1	2200MVP-16 CPU 64K MEM PCA 2200MVP 64KX9 BIT DATA MEMORY E PCA 2200MVP 64KX9 BIT DATA MEM NC	E11526	1.0000 1.0000 1.0000
м 4	G S I I	279-0313 210-6789-A 209-6789-	2200MVP/VP COMMON MECH ASSY 60HZ PCA 2200VP HEMORY INTERFACE BD PCA 2200VP HEMORY INTERFACE BD		1.0000 1.0000 1.0000
** ананы	T X X X X X X	210-6790 210-6791 210-6792 210-793-1 210-7598-A 209-7588-	PCA 2200VP INSTRUCTION COUNTER BD PCA 2200VP STACK 80ARD PCA 2260VP ALU PCA 2200MVP REGISTER BOARD ECA 2200VP REGISTER BOARD PCA 2200VP/MVP 16X24 BIT MEM CNTL EPCA 2200VP/MVP 16X24 BIT MEM CNTL	E10639 E10274 E11598	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000
ю 4 4. Ю	ZZZZ	270-0355 210-7498 270-0356 270-3066	2200VP CPU CHASSIS (91/0) PCA 2200VPA/MVPA MOTHERBOARD HEATSINK ASSY(2200VP) HEATSINK HARNESS(2200VP)C6482~126	E10274 E10389	1 • 0000 1 • 0000 1 • 0000 1 • 0000
4	NI	270-3065	TRANSFORMER HARNESS(VP 60HZ)6482125		1.0000
1 2	e N N	210-7587-1A 209-7587-1	PCA 2200MYP 64KX9 BIT DATA MEMORY E PCA 2200MVP 64KX9 BIT DATA MEM NC	E12201	1.0000-
1 2	P II	210-7587-18 209-7587-1	PCA 2200MVP 32K X 9BIT NVP DATA NEM E PCA 2200MVP 64KX9 BIT DATA MEM NC	£12201	1.0000 1.0000
-	N N	615-1478 615-1491	LABEL,2200MVP 115V 50HZ B6611-239 E LBL,2200MVP 115V 60HZ B6611-240 E	E10392 E10392	1.0000

MULTI-LEVEL BILL OF MATERIAL AS OF

ASSEMBLY PART NUMBER 177-3014- - - ASSEMBLY DESCRIPTION 2200 WVP-16 CPU 64K MFM

MB0080-A

QUANTITY PER ASSY	1.0000	1.0000	1.0000	000000000000000000000000000000000000000	1.0000 1.0000 1.0000	1.0000	1.0000
2 0 iii	E11526	E11598		E10639 E10274 E11598	E10274 E10389		E10392 E10392
DEŞCRIPTION	2200MVP-16 CPU 64K MFM PCA 2200MVP 64KX9 RIT CATA MEMORY PCA 2200MVP 64KX9 BIT DATA MFM NC	PCA 2200VP/MVP 28X24 CNTL MEM PCA 2200VP/MVP 28X24 CNTL MEM	2200MVP/VP COMMON MECH ASSY 60H2 PCA 2200VP MEMORY INTERFACE 8D PCA 2200VP MEMORY INTERFACE 8D	PCA 2200VP INSTRUCTION COUNTER BD PCA 2200VP STACK BOARD PCA 2200WVP REGISTER BOARD PCA 2200WVP REG W/CURRENT FOLD BK PCA 2200VP/MVP 28X24 CNTL MEM PCA 2200VP/MVP 28X24 CNTL MEM	2200VP CPU CHASSIS (91/D) PCA 2200VPA/MVPA MOTHERBOARD HEATSINK ASSY(2200VP) HEATSINK HARNESS(2200VP)C6482-126	TRANSFORMER HARNESS(VP 60H2)6482125	LABEL,2200MVP 115V 50HZ 86611-239 E10392 LBL,2200MVP 115V 60HZ 86611-240 E10392
T BEP	1 1 1	1 1	111	111111	1111	1	1 1
COMPONENT PART NUMBER	187-3014 210-7587-1A- 2C9-7587-1 -	210-7589-A 2C9-7588-	279-0313- 210-6789-A 209-6789-	210-6790- 210-6791- 210-6793- 210-7397- 210-7588-A	270-0355- 210-7498- 270-0356- 270-3666-	270-3065-	615-1478-
LEGEND 1 2 3	Z Z Z	Z Z	P FS IN IN	ZZZZZZZ	ZZZZ	Z	<u> </u>
POSITION IN STRUCTURE	1 2 3	2 3	3 3 4	๓๓๓๓๓ ^ง ั	w 4 4 10	4	

RUN OATE: 07/16/79							RUN DATE: 05/10/79		471TY ASSY	0000.
									QUANTITY PER ASSY	1.0000 1.0000 1.0000
BILL OF MATERIAL AS OF	32K HEH 9 1/0	DESCRIPTION E C N	PCA 2200MVP 64KX9 BIT OATA MEMORY E12201 PCA 2200MVP 64KX9 BIT DATA MEM NC	PCA 2200MVP 32K X 9BIT MVP OATA MEM E11526 PCA 2200MVP 64KX9 BIT DATA MEM NC	LABEL # 2200 MVPA 60HZ B6611-295 E11498 LABEL # 2200 MVPA 50HZ B6611-296 E11498	·	9 ILL OF WATERIAL AS OF	J 48K WEM 9 1/0	DESCRIPTION E C N	2200 MVPA CPU 9 I/O 48K MEP LAREL # 2200 MVPA 60HZ R6611-295 F11498 LAREL # 2200 MVPA 50HZ R6611-296 F11498
MB0080-A MULTI-LEVEL	ASSEMBLY PART NUMBER 177-3108- +- ASSEMBLY DESCRIPTION 2200 MVP-8A CPU	POSITION IN LEGEND COMPONENT STRUCTURE 1 2 3 PART NUMBER	1 P IN 210-7587-1A 2 IN 209-7587-1	1 P IN 210-7587-18 2 IN 209-7587-1	1 IN 615-1533 1 IN 615-1536		MB0080-A MULTI-LFVEL	ASSEMBLY PART NUMPER 177-3112 ASSEMBLY DESCRIPTION 2200 MVP-12A CPU	POSITION IN LEGEND CAMPANENT STRUCTURE I 2-3 PART NUMBER	IN 187-3112+ IN 615-1533+ IN 615-1536+ IN

MULTI-LEVEL BILL OF MATERIAL AS OF

ASSEMBLY PART NUMBER 177-3116- - -ASSEMBLY DESCRIPTION 22CO WVP-16A CPU 64K MEM 9 1/0

ME0080-A

DESCRIPTION 2200 MVPA CPU 9 1/D 64K MFM PCA 2200MVP 64KX9 BIT DATA MEMDRY PCA 2200WVP 64KX9 BIT DATA MEM NC 2200 MVP-A COMMON MECH ASSY 60HZ PCA 2200VP MEMORY INTERFACE BD PCA 2200VP MEMORY INTERFACE BD PCA 2200VP NSTRUCTION COUNTER BO PCA 2200VP STACK BOARD PCA 2200VP ALU PCA 2200VP ALU	PCA 1 1 2 200 A 1 1 1 2 2 0 C A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	279-0354
	α	CCMPDNFNT PART NUMFER 187-3116 210-7587-1A 209-7587-1 210-6789 210-6799 210-6791 210-6791 210-6793-1 210-6793-1
	COMPONENT PART NUMP 187-3116- 209-7587-11- 279-0354- 210-6789- 210-6790- 210-6791- 210-6791- 210-6791- 210-6791- 210-6791- 210-6791- 210-6791- 210-6791- 210-6791-	COWPD PART 187-3116 210-7587 209-7587 210-6789 210-6790 210-6790 210-6793

HULTITLEVEL

₩60080-A

OF MATERIAL AS DE

. B 1 L L

PULTI-LEVEL

F80060-A

ASSEMBLY PART NUMBER 177-3132- - - ASSEMBLY DESCRIPTION 2200 MVP-32A CPU 128K MEM 9 1/D

QUANTITY PER ASSY	1.0000 2.0000 1.0000	1.0000	11.0000	1.0000 1.0000 1.0000	1.0000-	1.0000
S S			E11598	E10329	£11393	E11498 E11498
DESCRIPTION	2200 MVPA CPU 9 1/0 256K PCA 2200MVP 128KX9 BIT DATA MEMORY PCA 2200MVP 128KX9 BIT DATA MEM NC	2200 MVP-A COMMON MECH ASSY 60HZ PCA 2200VP MEMORY INTERFACE BD PCA 2200VP MEMORY INTERFACE BD	PCA 2200VP INSTRUCTION COUNTER BD PCA 2200VP STACK RDARD PCA 2200VP ALU PCA 2200VP REGISTER BDARD PCA 2200VP REG W/CURRENT FOLD BK PCA 2200VP/MVP 28X24 CNTL MEM	2200 MVPA/VPA CPU CHASS 9 1/0 60HZ PCA 2200VPA/MVPA MOTHERBOARD HEATSINK ÅSSY 2200 MVPA/VPA MVPA PWR SUP HTSNK HARN D6482-378	XMFR HARNESS MVPA 60 HTZ D6482-341 PCA 2200MVP 128KX9 BIT DATA MEMDRY PCA 2200MVP 128KX9 BIT DATA MEM NC	LABEL # 2200 MVPA 60HZ 86611-295 E11498 LABEL # 2200 MVPA 50HZ 86611-296 E11498
COMPONENT PART NUMBER	187-3164 210-7587-34 209-7587-3	279-0354 210-6789-A 209-6789	210-6790 210-6791 210-6793-1 210-7588-A 209-7588-	270-0452 210-7498 270-0564 270-3121	270-3120 210-7587-34 209-7587-3	615-1533 615-1536
LEGEND 1 2 3	222	0 222 222	ZZZZZZZ	ZZZZ	Z ZZ	ZZ
PDSITION IN STRUCTURE	2 2 3	2 3 4	~~~~~ ⁴	4 4 ₁₀	4 1 2	

•

ASSEMBLY PART NUMBER 177-3140- - - ASSEMBLY DESCRIPTION 2200 WVP-48A CPU 192K MEM 9 1/0 MB0080-A

QUANTITY PER ASSY	1.0000 2.0000 1.0000	1.0000 1.0000 1.0000	1.0000	1.0000 1.0000 1.0000	1.0000-	1.0000
E C	E10974		E11598	E10329	E11393 E10974	E11498 E11498
DESCRIPTION	2200 MVPA CPU 9 I/O 256K PCA 2200MVP 128KX9 HIT DATA MEMDRY PCA 2200MVP 128KX9 BIT DATA MEM NC	2200 MVP-A COMMON MECH ASSY 60HZ PCA 2200VP MEMORY INTERFACE RD PCA 2200VP MEMORY INTERFACE BD	PCA 2200VP INSTRUCTION COUNTER BD PCA 2200VP STACK BUARD PCA 2200WP REGISTER BDARD PCA 2200WP REGISTER BDARD PCA 2200VP/MYP 28X24 CNTL MEM PCA 2200VP/MYP 28X24 CNTL MEM	2200 MVPA/VPA CPU CHASS 9 1/0 6CHZ PCA 2200VPA/MVPA MOTHERBDARD HEATSINK ASSY 2200 MVPA/VPA MVPA PWR SUP HTSNK HARN D6482-378	XMFR HARNESS MVPA 60 HTZ D6482-341 PCA 2200MVP 128KX9 BIT DATA MEMORY PCA 2200MVP 128KX9 BIT DATA MEM NC	LABEL # 2200 MVPA 60HZ R6611-295 F11498 LABEL # 2200 MVPA 50HZ R6611-296 F11498
COMPONENT PART NUMBER	210-7587-34- 209-7587-34- 209-7587-3 -	279-0354 210-6789-A 209-6789	210-6790 210-6791 210-6792 210-7397 210-7588-A 209-7588-	270-0452 210-7498 270-0564 270-3121	270-3120 210-7587-3A 209-7587-3	615-1533 615-1536
LEGEND 1 2 3	222 2	P NN N	222 222	ZZZZ	Z ZZ	ZZ
POSITICN IN STRUCTURE	1 2 3	2 3 4	мммммм ^ф	w 4 4 °C	4 1 2	

MULTI-LEVEL RILL OF MATERIAL AS OF

ASSEMBLY PAFT NUMBEF 177-3164- -- -ASSEMBLY DESCRIPTION 2200 MVP-64A CPU 256K MEM 9 1/0

MB0080-A

POSITICN IN STRUCTURE	LECEND 1 2 3	COMPONENT PART NUMBER	DESCRIPTION	E C S	QUANTITY PER ASSY
1 2 3	2 <u>2 2</u>	187-3164 210-7587-3A 209-7587-3	2200 MVPA CPU 9 1/0 256K PCA 2200MVP 128KX9 BIT DATA MEMORY PCA 2200MVP 128KX9 BIT DATA MEM NC	£10974	1.0000
2 3 4	2 Z Z 2	279-0354 210-6789-A 209-6789	2200 MVP-A COMMON MECH ASSY 60HZ PCA 2200VP MEMORY INTERFACE BD PCA 2200VP MEMORY INTERFACE BD		1.0000
ল ল ল ল ল ল ^ক	222222 222222	210-6790 210-6791 210-6792 210-6793-1 210-7588-A 209-7588-	PCA 2200VP INSTRUCTION COUNTER 8D PCA 2200VP STACK BDARD PCA 2200VP ALU PCA 2200WVP REGISTER BDARD PCA 2200VP/MVP 28X24 CNTL MEM PCA 2200VP/MVP 28X24 CNTL MEM PCA 2200VP/MVP 28X24 CNTL MEM	E11598	1.00000
د 44 و	ZZZZ	270-0452 210-7498 270-0564 270-3121	2200 MVPA/VPA CPU CHASS 9 1/0 6CHZ PCA 2200VPA/MVPA MOTHERBOARD HEATSINK ASSY 2200 MVPA/VPA MVPA PWR SUP HTSNK HARN D6482-378	F10329	1.0000
4	Z.	270-3120	XMFR HARNESS MVPA 60 HTZ 06482-341	£11393	1.0000
1	Z Z	615-1533	LABFL # 2200 MVPA 60HZ B6611-295 LABEL # 2200 MVPA 50HZ B6611-296	E11498 E11498	1.0000

3

MATERIAL AS OF 9 BIIL MULTITLEVEL MB0080-A

ASSEMBLY PART NUMBER 177-3236-F - - ASSEMBLY DESCRIPTION 22360 WK/ST 80X24 TRANS TERMINAL

QUANTITY PER ASSY	1.0000	1.0000	1.0000	1.00000	1.0000	111111111111111111111111111111111111111	1.0000
ψ N	EC7027		EC9918 EC8365 EC9294 EC9775	EC8373 EC9723	EC8561 Patrel	EC9931 EC9931	EC9905 EC8153 E10392 E10392
DESCRIPTION	2236D WK/ST 80X24 TRANS TERMINAL PCA 2236 80X24 CRI/PTR 60HZ PCA 2236 80X24 CRI/PTR 60HZ CABLE,CRT 8D (7058)(E)86482-86	PCA 2236MXD INTERACY TERM WS ELEC PCA 2236MXD INTERACY TERM WS ELEC	236 DIRECT CABLE ASSY 236D COMMON MECH ASSY CA 928 PS REG FOR MOTOROLA IRE & LUG ASSY TYPE PO65 D 2" MONITOR II & PWR SUP AS OWER SUPPLY II,12" MONITOR CA 9/12 MONITOR WANG MON P	(2) []	100	POWER CORD ASSY(F CHAS)B6482-95 PO54 WIRELUG ASSY(E CHAS)6482-12 WIRE & LUG ASSY TYPE PO65 D6482-12 WIRE & LUG ASSY TYPE PO77 D6482-12 WS POWER SUPPLY ASSY PO22 WIRE & LUG ASSY(2LCRT)D6482-12 CABLE PS/MB(F CHASSIS)B6482-91 PO43 WIRE & LUG ASSY(F CHAS)B648296 PO48 WIRE & LUG ASSY(F CHAS)B648296	928 HK/ST COVER ASSY 928WZ BASE ASSY(ALUM TAPE) 6841-30 LBL,2236 WK/ST 115V 50HZ 86611-272 LBL,2236 WK/ST 115V 60HZ 86611-271
COMPONENT PART NUMBER	187+3236-D + - 210-7158-A 209-7158+ 220-1068	210-7292-1A 2C9-7292-1		270-0372	270-0400-1 210-7293 220-3014	220-1076 220-1101 220-1143 270-0346-1 220-1042 220-1074 220-1077 220-1094 220-1094 220-1094 220-1094 220-1094 220-1094 220-1094 220-1094	279-0352 279-1015 615-1468 615-1485
LEGEND 1 2 3	ZZZZ	ZZ	* ZVZZZZV	* *	ZZZ	* ZZZZZZZZZZ	AT IT
POSITION IN STRUCTURE	1 2 3 4	2 3	00 mmm m	3	w * w	44444 _ሚ መመመ	

ASSEMBLY PLRT NUMPER 177-3236-E - - ASSEMBLY DESCRIPTION 2236 INTERACTIVE TERM WK/ST

W U L T I - L E V F L

MB0080-A

E C N QUANTITY PER ASSY	1.0000 1.0000 1.0000 1.0000	1.0000	1,0000 EC8373 1,0000 1,0000 1,0000 EC9723 1,0000	1.0000 1.0000 1.0000 E11322 1.0000 F11322 1.0000	1.0000
DESCRIPTION	2236F INTERACTIVE TERM WK/ST PCA 2236F SINGLE BD TERM ELEC PCA 2236F SINGLE BD TERM FLEC CRT BRD (W2)(CDAX)86482-122	24 PIN FLAT CABLE ASSY(18")C6482-79 2236E INTERACTIVE TERM COMMON ASSY HIPF E LUG ASSY TYPE PO65 D6482-12 12" MONITOR II E PWR SUP ASM II POWER SUPPLY II,12" MONITOR (PRELIM) PCA 9/12 MONITOR WANG MON PS REG 12" CRT POWER SUPLY CABLE 86482-141	12" MONITOR ASM II (LESS PWR SUP) PCA 12" MONITOR ELEC BRIGHTNESS POT CABLE ASSY C6482-140 12" CRT HARNESS ASSY D6482-139 YOKF ASSY (12" MONITOR) 86482-246 12"FLYBACK XFORMER HARN C6482-327	2236 F WORK ST CHASSIS POWER COPO ASSY(F CHAS)B6482-95 PO54 WIREGLUG ASSY(E CHAS)6482-12 CABLE SPEAKER 2236E B6482-462 CABLE POT TRANSFORMER HARNESS D6482-467	928 WK/ST COVER ASSY 928WZ BASE ASSY(ALUM TAPE) 6841-30
LEGEND COMPONENT 1 2 3 PART NUMBER	IN 187-3236-E IN 210-7592-A IN 209-7592 IN 220-1103	IN 220-3039 IN 279-0359 IN 279-0379 IN 270-0373 IN 270-0371 FS * 210-7455 IN 220-1107	IN # 270-0372 1	IN 270-0576 1 220-1076 1 1N 220-1101 1 1N 220-1301 1 1N 220-1302 1 1N 270-3139	HC 279-0352 IN 279-1015
POSITION IN L STRUCTURE 1	1 2 3 4	2 2 3 3 4 5 6	⁴ የኦ የኦ የኦ የኦ የኦ	w 44444	ጥጠ


1.

MULTI-LEVEL BILL OF HATERIAL AS OF

ASSEMBLY PART NUMBER 177-3236-DE- - ASSEMBLY DESCRIPTION 2236DE WK/ST 80X24

MB0080-A

E.C.N. QUANTITY PER ASSY	1.0000 1.0000 1.0000 1.0000	1.0000 1.0000 1.0000 1.0000 1.0000 1.0000	1.0000 EC8373 1.0000 1.0000 1.0000 1.0000 EC9723 1.0000	1.00000 1.0000 1.0000 E11322 1.0000 E11322 1.0000	1.0000
DESCRIPTION	2236-DE INTERACTIVE TERM WK/ST PCA 2236E SINGLE BD TERM ELEC PCA 2236E SINGLE BD TERM ELEC CRT BRD (W2)(COAX)86482-122	24 PIN FLAT CABLE ASSY(18")C6482-79 HEATSINK ASSY 2236E 2236E INTERACTIVE TERM COMMON ASSY WIRE & LUG ASSY TYPE PO65 D6482-12 12" MONITOR II & PUR SUP ASM II POWER SUPPLY II.912" MONITOR(PRELIM) PCA 9/12 MONITOR WANG MON PS RE6 12" CRT PDWER SUPLY CABLE B6482-141	12" MONITOR ASM II (LESS PUR SUP) PCA 12" MONITOR ELEC BRIGHTNESS POT CABLE ASSY C6482-140 12" CRT HARNESS ASSY D6482-139 YOKE ASSY (12" MONITOR) B6482-246 12"ELYBACK XFORMER HARN C6482-327	2236 E WORK ST CHASSIS POWER CORD ASSY(F CHAS)B6482-95 POS4 WIREGLUG ASSY(E CHAS)6482-12 CABLE SPEAKER 2236E 86482-462 CABLE POT B6482-466 TRANSFORMER HARNESS D6482-467	9284Z BASE ASSY(ALUM TAPE) 6841-30
NENT Number	E I I I 1 E 4 I	1111111	1 1 1 1 1 1	11111	i 1
COMPONENT Part numb	187-3236-DE- 210-7592+A - 209-7592- 3 220-1103	220-3039- 270-0579- 279-0359- 220-1143- 270-0371- 210-7455- 220-1107-	270-0372- 210-7456- 220-0160- 270-3068- 270-3092- 270-3104-	270-0576- 220-1076- 220-1101- 220-1301- 220-1302- 270-3139-	279-1015-
LEGEND 1 2 3	ZZZZ	T T NIN NIN NIN NIN NIN NIN NIN NIN NIN	* * NN NN	NNNNN	NI
POSITION IN STRUCTURE	1 2 3 4	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	សសសភាស ៤	किक किक 10	ю



APPENDIX F

ELECTRICAL SCHEMATICS AND DRAWINGS

This appendix provides electrical schematics for the 2200MVP CPU, the 2236D Interactive Terminal, and the I/O controllers for the peripherals. Cable assembly drawings are also included. Below is a complete listing of the drawings provided.

DRAWING NUMBER

DESCRIPTION

2200MVP CENTRAL PROCESSING UNIT

E6787	Data Memory (16K/32K x 9 Bits)
D 7587	Data Memory (128K x 9 Bits)
E6788	Control Memory $(8K/12K \times 24 \text{ Bits})$
E6789	Memory Control
E6790	Instruction Counter
E6791	Stack & Program Counter
E6792	ALU
E6793-1	Registers & I/O
D6797	Regulator (without Current Foldback)
D7397	Regulator (with Current Foldback)
E6798	MVP Motherboard
E7498	MVP-A Motherboard
D6482-125	MVP Transformer Harness
D6482-341	MVPA Transformer Harness
C6482-126	MVP Heatsink Harness
C6482-378	MVPA Heatsink Harness
E6819-100	MVP/MVPA Chassis
E6819-999	Interconnection Diagram

2236D INTERACTIVE TERMINAL

Regulator (without current foldback)
Regulator (with current foldback)
Printer & Display I/O
CPU
Motherboard
12" Monitor Electronics (Wang)
Blanking CKT (Wang Monitor)
12" Monitor P.S. Reg. (Wang)
12" Monitor Electronics
Wang Keyboard Electronics
Keyboard & Bearing Plate
Motorola Video PCB Schematic
Motorola Interconnection Diagram
Keytronic Keyboard

DRAWING NUMBER

DESCRIPTION

I/O CONTROLLERS

D6541-2	22C03 Disk Controller
D6561	22C01 Character Printer Controller
E6730	2227B Telecommunications Controller
E6786	2230MXB Multiplexer Slave Controller
D7042	22C11 Disk/Printer Controller
D7079	22C02 Matrix Printer Controller
E7141	2209A Tape Drive Controller
2,111	(Motherboard)
E7142	2209A Tape Drive Controller
51146	(Daughterboard)
E7223	
11223	2227B/2228B Telecommunications
	Controller Motherboard
E7224	2228B Telecommunications Controller
E7287	2230MXA Multiplexer Controller
F7290-1	2236MXD Controller (Motherboard)
F7291-1	2236MXD Controller (Daughterboard)
D7342	22C11 Disk/Printer Controller
D7486	22C12 Disk Microprocessor
	(Motherboard)
D7487	22C12/22C13 Disk Microprocessor
	(Daughterboard)
D7488	22C13 Disk Microprocessor
	(Motherboard)
D7686	22C12 Disk Microprocessor
	(Motherboard)
D7688	22C13 Disk Microprocessor
	(Motherboard)
	/

I/O CABLE ASSEMBLIES

C6422-129	Printer Cable for 2221W Matrix Printer (WL #220-0105); for 2263 Chain Train Printer (WL #220-0105); for 2231W Matrix Printer (WL# 220-0105-1); for 2282 Graphic CRT (WL #220-0105-2)
C6472-61	I/O Cable Assembly for 2260B Series Drive (WL #220-0066); for 2270A-D Diskette Drive (WL #220-0066-4)
C6482-16	2224 Extension Cable for 2280 Phoenix Drive (WL #220-0138)
C6482-55	CP & Printer Cable for 2221M Printer MUX (WL #220-0130); for 2221M Printer MUX (WL #220-0131)


DRAWING NUMBER


DESCRIPTION


I/O CABLE ASSEMBLIES (continued)


D6482-112	2	Inter-Disk Cable for 2260B-2 Disk Drive (WL #220-0151)
C6482-135	5	I/O Cable for 2271/2271P Writer & Plotter (WL #220-0156); for 2251 Matrix Printer (WL #220-0156)
C6482-143	3	I/O Cable for 2281/2281P Writer & Plotter (WL #220-0161)
D6482-165	5	I/O Cable for 2209A Tape Drive (WL #220-0168)
D6482-188	3	30 Pair Flat Cable for 2280 Phoenix Drive (WL #220-3032)
C6482-189		26 Conductor Shielded Cable for 2280 Phoenix Drive (WL #220-3033-5)
D6482-192	2	I/O Cable for 2261W Matrix Printer (WL #220-0171)
C6482-220)	RS-232-C Cable for 2236D Terminal (WL #220-2236-25)
C6482 - 226	5	I/O Cable for 2201L Printer (WL #220-0181)
B6482-320)	36 Conductor Cable for 2260BC Series Drives (WL #220-3066)

•









8-44-18-3 8-44-18-3


建筑产品证据

232


355


ŧ is


1888 888 888 A












































































































































































































-72






































2200 COMPUTER SYSTEM

APPENDIX G

TO

CUSTOMER ENGINEERING

PRODUCT MAINTENANCE MANUAL 729-0584-A

			, .
	•		
			. ಇಚ

TABLE OF CONTENTS

		PAGE
Chapter 1	Introduction	
G1.1 G1.2 G1.3 G1.4 G1.5	Scope and Purpose	G1-1 G1-1 G1-1
Chapter 2	Theory of Operation	
G2.1 G2.2	Introduction	G2-1 G2-1 G2-1 G2-1
Chapter 3	Operation	
G3.1	Scope	G3-1
Chapter 4	Installation and Checkout	
G4.1 G4.2 G4.3 G4.4 G4.5 G4.6	Scope Pre-Installation Site Check Special Tools and Test Equipment Unpacking Procedures Inspection System Configuration	G4-1 G4-1 G4-1 G4-1
Chapter 5	Preventive and Corrective Maintenance	
G5.1	Scope	G5-1
Chapter 6	Illustrated Parts Breakdown	
G6.1	Scope	. G6 –1
Chapter 7	Troubleshooting Procedures Scope	. G 7–1
Chapter 8	Schematics	
C 0 1	Scope	. G8-1

LIST OF ILLUSTRATIONS

FIGURE	TITLE	Р	AGI
G2-1	CPU/MEMORY BOAR	RD G	i1-2
G4-1	PC BOARD LOCATIO	DNS G	4-2

INTRODUCTION

G1.1 SCOPE AND PURPOSE

This Addendum provides maintenance information for WANG 2200 MVP-128 and 2200 MVP-512 Computer Systems. The material is designed to supplement the standard Product Maintenance Manual (729-0584-Al) for the 2200. The information in the Addendum is presented in the form "system differences" and should be used in conjunction with standard manual 729-0584-Al to install and maintain the 2200 Computer System in the field. The information describing the system differences should be cross referenced to the full maintenance manual whenever using the Addendum.

Throughout the remainder of this document, statements applicable to both the 2200 MVP-128 and MVP-512 systems will be identified as such by references to the '2200 MVP-128/512 System'. In cases where the two systems differ, the references will be qualified to explicitly indicate one system apart from the other.

G1.2 RELATED DOCUMENTATION

Related Documentation for the 2200 Computer System is outlined on pages i through ν of the Product Maintenance Manual.

G1.3 SYSTEM DESCRIPTION

The 2200 MVP-128/512 System is a single-board version of the existing 2200 MVP System. The new system utilizes VLSI (Very Large Scale Integration) technology to incorporate the 2200 discrete processor design into single chip form. This allows the 2200 CPU, control memory, and user memory to reside on one PC board. This new 2200 System uses Operating System 2.6, and is compatible with existing 2200 MVP software, diagnostics, and I/O options without modifications.

Two memory configurations are possible with the 2200 CPU/Memory Board; 32K Control/128K Data Memory with the MVP-128, and 32K Control/512K Data Memory with the MVP-512.

G1.4 SPECIFICATIONS

The CPU/Memory board (210-8034) is the only processor board required for operation of the 2200 MVP-128/512 system.

G1.5 SYSTEM CONFIGURATIONS

The CPU/Memory board (210-8034) duplicates all the functions of the old 2200's five board processor. As such, it is the only processor board required for operation of the system. Two versions of this board are available, depending on the Customers' needs. One version (210-8034-1A), contains 128K of Data Memory, and together with a new Motherboard (210-7498-1) and associated I/O Boards, become the 2200 MVP-128 Computer System. The other version of the board (210-8034-2A), contains 512K of Data Memory, and with the same motherboard and I/O boards as above, makes up the 2200 MVP-512 System.

REGARDLESS OF WHICH VERSION CPU/MEMORY BOARD IS BEING USED, IT MUST BE INSERTED IN THE MOTHERBOARD SLOT PREVIOUSLY ALLOTTED FOR THE REGISTERS AND I/O BOARD (REF. FIG. G4-1).

THEORY OF OPERATION

G2.1 INTRODUCTION

This chapter provides a brief discussion of the electrical differences between the 2200 MVP and 2200 MVP-128/512 Systems. As mentioned in Chapter 1, the MVP-128/512 system requires only one PC board for processor operation. The MVP-128/512 uses Operating System 2.6 and is compatible with existing 2200 software, diagnostics, and I/O options, so that the VLSI configuration is completely transparent to the user.

G2.2 FUNCTIONAL THEORY OF OPERATION

The MVP-128/512 CPU/Memory board contains a Micro 2200 chip. This chip is a 121 pin gate-array which duplicates all the functions of the entire 2200 processor, which, in the past, was comprised of five boards. The chip requires +5 volts at VDD1-2 (pins B7 and M7) and ground at VSS1-2 (pins G2 and G12). A 5 MHZ square wave at pin F1 provides the system clock.

G2.2.1 Control Memory

The CPU/Memory Board contains 32K of Control Memory. This is accomplished by loading 12 memory chips in board locations L13 through L18 and L20 through L25 (ref. Fig. G2-1).

Locations L1 through L12 of the CPU/Memory board are not loaded with memory chips. These locations are for possible future expansion.

The Control Memory is made up of 8k x 8 Static RAM configured in groups of three so that each group forms 8K of 24 bit words (one bank). Four of these groups (banks) produce 32K of control memory.

G2.2.2 Bootstrap Proms

Three 8K x 8 proms, configured to form 24 bit words, comprise the bootstrap prom. If the address decoded on the system busses is between 8000 and 83FF the bootstrap proms are enabled and chip select for the control memory store is inhibited.

G2.2.3 Data Memory

G2.2.3.1 128K Data Memory

With a 128K Data Memory configuration there are 2 banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains $64K \times 1$ bit which produces $64K \times 9$ bits (8 bits data plus 1 bit parity) in each bank. Together the two banks produce 128K 8 bit bytes plus parity.




FIGURE G2-1 CPU/MEMORY BOARD G2-2

G2.2.3.2 <u>512K Data Memory</u>
With a 512K memory configuration, there are 2 banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 256K x 1 bit which produces 256K x 9 bits (8 bits data plus 1 bit parity) in each bank. Together the two banks produce 512K 8 bit bytes plus parity.



OPERATION

G3.1 SCOPE

The operating instructions for the 2200 MVP-128/512 system are identical to the MVP operating instructions outlined in chapter 4 of the maintenance manual 729-0584-Al. Refer to chapter 4 for a description of system initialization and operational procedures.

			·
		·	,
	·		
			•

INSTALLATION AND CHECKOUT

G4.1 SCOPE

The majority of the information necessary to unpack, inspect, install, and verify correct operation of the 2200 MVP-128/512 system is contained in chapter 3 of the maintenance manual 729-0584-Al. This chapter of the Addendum provides the installation data which is unique to the 2200 MVP-128/512 system and depicts an internal view of the unit to highlight system differences. Refer to chapter 3 of the maintenance manual 729-0584-Al as well as the following material for complete information to install and checkout the 2200 MVP-128/512.

G4.2 PRE-INSTALLATION SITE CHECK

Same as section 2 of the maintenance manual 729-0584-Al.

G4.3 SPECIAL TOOLS AND TEST EQUIPMENT

Same as section 7.3.1 of the maintenance manual 729-0584-A1.

G4.4 UNPACKING PROCEDURES


Same as section 3 of the maintenance manual 729-0584-Al.

G4.5 INSPECTION

Same as section 3 of the maintenance manual 729-0584-Al.

G4.6 SYSTEM CONFIGURATION

- 1. Note that the proper motherboard (210-7498-1) is being used in the system.
- 2. Ensure that the CPU/Memory Board (210-8034-1A or 210-8034-2A) is placed into the proper motherboard slot. (Ref. Fig. G4-1.)
- 3. Install the applicable I/O boards as required by the customers' system configuration.
- All other installation instructions and checkout procedures are identical to those outlined in section 3 of the maintenance manual 729-0584-Al.



VLSI PART NO. IDENTIFICATION

CPU/MEMORY BOARD (128K)	*************************	210-8034-1A
CPU/MEMORY BOARD (512K)	PP1444011444000000000000000000000000000	210-8034-2A
MOTHERBOARD		210-7498-1

FIGURE G4-1 PC BOARD LOCATION G4-2

MAINTENANCE

The maintenance instructions for the 2200 MVP-128/512 are identical to the instructions outlined in section 7.1, 7.2, and 7.3 of the maintenance manual 729-0584-Al. Refer to these sections for a description of adjustments and procedures required for the 2200 computer system.

			, .
	•		
			. ಇಚ

ILLUSTRATED PARTS BREAKDOWN

G6.1 SCOPE

The only new field-replaceable items in the 2200 MVP-128/512 are the 128K CPU/Memory Board (210-8034-1A), the 512K CPU/Memory Board (210-8034-2A), and the Motherboard (210-7498-1). All other system components are identical to the 2200 MVP components outlined in the Product Maintenance Manual 741-0584-A1.

			, .
	•		
			. ಇಚ

TROUBLESHOOTING

G7.1 SCOPE

The troubleshooting instructions for the 2200 MVP-128/512 system are identical to the instructions given in section 7.4 of the maintenance manual 729-0584-A1 with the following exceptions:

-----NOTE-----

When following the troubleshooting instructions contained in the maintenance manual 729-0584-Al, disregard references to individual CPU and Memory boards which are no longer in the system. These boards are;

210-6789	Memory Controller
210-6790	Instruction Counter
210-6791	Stack
210-6792	ALU
210-6793	Register I/O
210- 6 787	Data Memory
210-6788	Control Memory
210-7587	Data Memory
2107588	Control Memory

Wherever instructed to replace these boards, replace the new CPU/Memory Board (210-8034), in its' place.


When a memory error has been diagnosed, do not attempt to replace the failed memory chip. These are not field-replaceable items. Replace the entire CPU/Memory Board.


			•	•
			4	
			4	
			•	
.				


SCHEMATICS


G8.1 SCOPE


This chapter contains the schematics for the CPU/Memory Board (210-8034).

















APPENDIX I

CPU/MEMORY PCB UPGRADE OPTIONS

I.1.1 INTRODUCTION

I.1.1.1 Scope and Purpose

The scope and purpose of this manual is to provide the Wang Customer Engineer with the information necessary to install, troubleshoot, and repair the Wang 2200 Computer System in the field. Familiarity with the Wang 2200 product line is recommended for effective use of this manual.

The 2200 Computer System is an interactive, multi-user, multi-task, disk-based computer system, utilizing VLSI [Very Large Scale Integration] technology. The 2200 Computer System supports up to 16 terminals and 16 jobs [partitions] concurrently as well as a wide range of peripheral devices, such as printers, plotters, disk drives, tape drives, and TC devices. Disk drive sharing for up to 15 additional CPUs is also available as an option.

By utilizing VLSI, the 2200 Computer System processor design is incorporated into a single chip. This allows the 2200 CPU, control memory, and user memory to reside on a single PC board. The two models of the 2200 Computer System offered are the 2200 MVP-128 that contains 128KB of Data Memory and the 2200 MVP-512 which contains 512KB of Data Memory. Both systems, however, contain 32K of Control Memory. In addition, these two existing 128KB or 512KB CPU PCBs may be upgraded to Enhanced CPU/Memory configurations via upgrade kits.

I.2.1 DIAGNOSTIC ERROR MESSAGES

I.2.1.1 AEDM Errors (Addressing Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

AEDM ss.aaaa ss.bbbb xx

Where:

ss=Memory bank containing the error.
aaaa=Address of the data in error.
bbbb=Conflicting Address
xx=XOR of the "expected" and
"actually read" data.

This error indicates that writing to location "bbbb" seems to modify location "aaaa". The "l" bits in the "xx" field of the display indicate which bits have been modified. The error could also occur if a chip at location "aaaa" had a marginal failure.

I.2.1.2 <u>BEDM Errors (Bit Error in Data Memory)</u>

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

BEDM ss.aaaa xxyy

Where:

ss=Memory bank containing the error.
aaaa=Address of the data in error.
xxyy=XOR of the data "actually read"
from data memory with the data
that was "expected" to be there.

This error implies that a memory error was detected while reading data memory. The "l" bits in the "xxyy" field of the display indicate which bit[s] are not correct. If all the bits are zero, one of the two parity bits associated with the pair of bytes is incorrect.

I.2.1.3 PEDM Errors (Parity Error in Data Memory)

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

PEDM ss.aaaa

Where:

ss=Memory bank containing the error.
aaaa=Data Memory Address at the time of
the error. This is probably, but
not necessarily, the address of the
memory location with bad parity.

This error implies that bad parity was detected during a read of an 8-bit User/Data Memory.

I.2.1.4 <u>REDM Errors (Read Error in Data Memory)</u>

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

REDM ss.aaaa xx

Where:

ss=Memory bank containing the error.

aaaa=Address of the data in error.

xx=XOR of the data in memory with the

data that was expected to be there.

This error implies that a memory error was detected while reading User/Data memory. The "l" bits on the "xx" field of the display indicate which bits are not correct. If all the bits are zero, a bit in the other byte of the pair of bytes is incorrect.

I.2.1.5 <u>VEDM Errors (Verify Error in Data Memory)</u>

NOTE

When memory exceeds 512KB, the address information that is displayed for memory error at boot time is invalid.

This error is displayed as:

VEDM ss.aaaa

Where:

ss=Memory bank containing the error. aaaa=Address of the data in error.

This error is reported to a system program being given control after loading, or when memory is verified in response to RESET or CLEAR being executed. The area of User/Data Memory used for storing constants [BASIC verb tables, math constants, messages] does not verify correctly.

I.3.1 INSTALLING OPTIONS

I.3.1.1 Existing 2200 CPU/Memory PCB Upgrades

Existing 128KB or 512KB CPU PCB users have the option of direct swap-out replacement of current 128KB or 512KB CPU PCBs for the Enhanced CPU PCBs, by ordering Upgrade kits as follows:

<u>Kit Name</u>	Kit P/N	Kit Description	Enhanced CPU PCB P/N
UJ 5057	289-0969	128KB PCB to 512KB PCB	210-8937-B
UJ 5065	289-0968	128KB PCB to 1MB PCB	210-8937-C
UJ 5066	289-0967	128KB PCB to 2MB PCB	210-8937-D
UJ 5067	289-0966	128KB PCB to 4MB PCB	210-8937-E
UJ 5068	289-0965	128KB PCB to 8MB PCB	210-8937-F
UJ 5069	289-0964	128KB PCB to 1MB PCB	210-8937-C
UJ 5070	289-0963	512KB PCB to 2MB PCB	210-8937-D
UJ 5071	289-0962	512KB PCB to 4MB PCB	210-8937-E
UJ 5072	289-0961	512KB PCB to 8MB PCB	210-8937-F

CPU/Memory PCB Replacement Instructions:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove the existing 128KB or 512KB CPU PCB (Ref. section 7.1.1).
- 3) Install the Enhanced CPU PCB replacement (Ref. reverse steps of section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

I.3.1.2 Enhanced 2200 CPU/Memory PCB Upgrades

NOTE

When the accessed memory exceeds 512KB, Operating System Version 3.1 minimum is required.

NOTE

The Micro Diagnostic for Enhanced Memory Test is incorporated in the Operating System Release 3.1.

2200 CPU/Memory PCB Upgrade Kits:

MODEL NUMBER	DESCRIPTION
UJ-5057	128KB to 512KB Memory Upgrade
UJ-5059	1MB to 2MB Memory Upgrade
UJ-5060	1MB to 4MB Memory Upgrade
UJ-5061	1MB to 8MB Memory Upgrade
UJ-5062	2MB to 4MB Memory Upgrade
UJ-5063	2MB to 8MB Memory Upgrade
UJ-5064	4MB to 8MB Memory Upgrade
UJ-5065	128KB to 1MB Memory Upgrade
UJ-5066	128KB to 2MB Memory Upgrade
UJ- 5 067	128KB to 4MB Memory Upgrade
UJ-5068	128KB to 8MB Memory Upgrade
UJ- 5 069	512KB to 1MB Memory Upgrade
UJ-5070	512KB to 2MB Memory Upgrade
UJ-5071	512KB to 4MB Memory Upgrade
UJ- 5 072	512KB to 8MB Memory Upgrade

2200 CPU/Memory PCB Upgrade Kit Contents:

Each Upgrade Kit includes the following items:

- PAL chip specifically tailored to desired Upgrade Memory size
- Necessary quantity of additional SIMMs Memory Modules to accomplish the upgrade
- Operating System installed on diskette only

Enhanced CPU/Memory PCB Upgrade Installation Instructions:

Presently installed CPU/Memory PCBs may be upgraded to Enhanced CPU/Memory by ordering upgrade kits as follows:

		UPGRADE		
UPGRADE	UPGRADE	KIT	PART	
FROM	TO	<u>NUMBER</u>	<u>NUMBER</u>	UPGRADE COMMENTS
128KB	512KB	UJ5057	289-0969	Kit includes new Enhanced CPU PCB.

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-B (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
128KB	1MB	UJ5065	289-0968	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-C (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
128KB	2MB	UJ5066	289-0967	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-D (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

		UPG	RADE	
UPGRADE FROM	UPGRADE TO	KIT NUMBER	PART Number	UPGRADE COMMENTS
128KB	4MB	UJ5067	289-0966	Kit includes new Enhanced CPU PCB.

- 1) Power-down system (Ref. section 3.7).
- Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-E (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
128KB	8MB	UJ5068	289-0965	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-F (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
512KB	1MB	UJ5069	289-0964	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-C (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
512KB	2MB	U J 5070	289-0963	Kit includes new Enhanced CPU PCB.

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-D (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
512KB	4MB	UJ5071	289-0962	Kit includes new Enhanced CPU PCB.

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-E (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
512KB	8MB	UJ5072	289-0961	Kit includes new Enhanced CPU PCB.

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Install new Enhanced CPU/Memory PCB P/N 210-8937-F (Ref. section 7.1.1).
- 4) Power-up system (Ref. reverse steps of section 3.7).
- 5) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E to verify system operation (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
1MB	2MB	UJ5059	289-0960	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3486) and two (2) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
- 5) Insert two (2) 1MB SIMMs Modules from the kit into the first two (2) empty SIMMs sockets starting at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
- 7) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 8) Power-up system (Ref. reverse steps of section 3.7).
- 9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
1 MB	4MB	UJ5060	289-0959	Kit includes one (1) new PAL chip for memory addressing (P/N $377-3487$) and four (4) 1MB x 9 SIMMs Modules (P/N $377-4513$).

- Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
- 5) Insert four (4) 1MB SIMMs Modules from the kit into the first four (4) empty SIMMs sockets starting at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
- 7) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 8) Power-up system (Ref. reverse steps of section 3.7).
- 9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
1MB	8MB	UJ5061	289-0958	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and eight (8) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Remove the four (4) 256KB SIMMs Modules (Ref. Figures I-1 and I-2).
- 5) Insert eight (8) 1MB SIMMs Modules from the kit into the eight (8) empty SIMMs sockets at the bottom of the SIMMs PCB connectors (Ref. Figures I-1 and I-3).
- 6) Position jumper J2 correctly to reflect the 1MB SIMMs Module installation (Ref. Figure I-4).
- 7) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 8) Power-up system (Ref. reverse steps of section 3.7).
- 9) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
2MB	4MB	UJ5062	289-0957	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3487) and two (2) 1MB x 9 SIMMs Modules (P/N 377-4513).

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Insert the two (2) additional IMB x 9 SIMMs Modules from the kit into the first two (2) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 5) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 6) Power-up system (Ref. reverse steps of section 3.7).
- 7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
2MB	8MB	UJ5063	289-0956	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and six (6) 1MB x 9 SIMMs Modules (P/N 377-4513).

To accomplish upgrade, perform following:

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref. section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-1).
- 4) Insert the six (6) additional 1MB x 9 SIMMs Modules from the kit into the first six (6) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 5) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 6) Power-up system (Ref. reverse steps of section 3.7).
- 7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).

UPGRADE FROM	UPGRADE TO	UPGRADE KIT NUMBER	PART NUMBER	UPGRADE COMMENTS
4MB	8MB	UJ5064	289-0955	Kit includes one (1) new PAL chip for memory addressing (P/N 377-3488) and four (4) 1MB x 9 SIMMs Modules (P/N 377-4513).

- 1) Power-down system (Ref. section 3.7).
- 2) Remove presently installed CPU/Memory PCB from system (Ref section 7.1.1).
- 3) Replace the PAL chip at PCB location L2 with the PAL chip supplied in kit (Ref. Figure I-I).
- 4) Insert the four (4) additional 1MB \times 9 SIMMs Modules from the kit into the first four (4) empty SIMMs sockets at the bottom of the SIMMs connectors (Ref. Figures I-1 and I-3).
- 5) Install the CPU/Memory PCB (Ref. section 7.1.1).
- 6) Power-up system (Ref. reverse steps of section 3.7).
- 7) Run Diagnostic Package P/N 195-2956-0, Memory Diagnostic Revision 179E (supports memory up to 8MB).




Figure I-1. Enhanced 2200 CPU/Memory PCB Components Layout




Figure I-2. Enhanced 2200 CPU/Memory PCB SIMMs Module Removal




Figure I-3. Enhanced 2200 CPU/Memory SIMMs Module Insertion




Figure I-4. Enhanced 2200 SIMMs CPU/Memory PCB Jumpers

I.4.1 FUNCTIONAL DESCRIPTION

I.4.1.1 Introduction

The overall operation of the Micro VP-1 and VP-2 is controlled by the CPU/Memory Board (P/N 210-8034-1, 210-8034-2 or 210-8937-A thru F). This new Enhanced CPU/Memory PCB increases the maximum system memory to 8MB. This increased memory allows the user to allocate up to IMB for user partitions. Memory not allocated to user partitions will be reserved for RAMDISK. This section provides a brief description of this CPU.

I.4.2 CPU FUNCTIONAL THEORY

I.4.2.1 128KB Data Memory (2200 - Original CPU PCB)

With a 128K Data Memory configuration there are two banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains $64K \times 1$ bit which produces $64K \times 9$ bits [8 data bits plus 1 parity bit] in each bank. Together the two banks produce 128K 8 bit bytes plus parity. Operation of the data memory is controlled by the Data Memory Controller chip.




Figure I-5. 2200 Original CPU/Data Memory PCB (128KB)

I.4.2.2 128KB Data Memory (2200 - Enhanced CPU PCB)

With a 128K Data Memory configuration there are two 256KB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 128K 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-6. 2200 Enhanced CPU/Data Memory PCB (128KB)

I.4.2.3 512KB Data Memory (2200 - Original CPU PCB)

With a 512K Data Memory configuration there are two banks, with 9 chips in each bank, for a total of 18 chips. Each chip contains 256K x l bit which produces 256K x 9 bits [8 data bits plus l parity bit] in each bank. Together the two banks produce 512K 8 bit bytes plus parity. Operation of the data memory is controlled by the Data Memory Controller chip.




Figure I-7. 2200 Original CPU/Data Memory PCB (512KB)

I.4.2.4 <u>512KB Data Memory</u> (2200 - Enhanced CPU PCB)

With a 512K Data Memory configuration there are two 256K SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 512K 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-8. 2200 Enhanced CPU/Data Memory PCB (512KB)

I.4.2.5 1MB Data Memory (2200 - Enhanced CPU PCB)

With a 1MB Data Memory configuration there are four 256K SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 256K x 1 bit which produces 256K x 9 bits [8 data bits plus 1 parity bit] on each module. Together the four SIMMs modules produce 1MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-9. 2200 Enhanced CPU/Data Memory PCB (1MB)

I.4.2.6 2MB Data Memory (2200 - Enhanced CPU PCB)

With a 2MB Data Memory configuration there are two 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the two SIMMs modules produce 2MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-10. 2200 Enhanced CPU/Data Memory PCB (2MB)

I.4.2.7 4MB Data Memory (2200 - Enhanced CPU PCB)

With a 4MB Data Memory configuration there are four 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the four SIMMs modules produce 4MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-11. 2200 Enhanced CPU/Data Memory PCB (4MB)

I.4.2.8 <u>8MB Data Memory (2200 - Enhanced CPU PCB)</u>

With a 8MB Data Memory configuration there are eight 1MB SIMMs Modules, with 9 SIMMs chips on each module. Each SIMMs chip contains 1MB x 1 bit which produces 1MB x 9 bits [8 data bits plus 1 parity bit] on each module. Together the eight SIMMs modules produce 8MB 8 bit bytes plus parity. Data Memory addressing is accomplished by the PAL chip at CPU board location L2.




Figure I-12. 2200 Enhanced CPU/Data Memory PCB (8MB)

I.4.3 Memory Partitioning

When using the 512KB Memory, the maximum memory partition size is 28KB if all 16 partitions are used. When Main Memory is increased to 1MB, the maximum memory partition size will increase to 56KB.

I.4.4 Enhanced CPU/Memory Board Block Diagram

The Enhanced CPU/Memory Board Block Diagram is not included in this edition of the Micro VP Computer System Manual. This information will be provided in a subsequent edition.

Programmable Array Logic (PAL):

Data Memory Addressing is accomplished on the Enhanced CPU Board via PAL circuitry at CPU Board location L2. PAL logic chips are programmable 20 pin DIP packaged AND array that provides inputs to a fixed OR array. Based on proven fuseable-link technology, PALs solve three problem areas which are:

- Decreasing board space due to increasing board density
- Inventory reduction due to less need for logic chips
- PALs accept fast internal design changes limited to fuseable links

Programmable Array Logic (PAL) chips greatly enhance 32 bit design, performance and unique operation of 16 bit processors.

I.5.1 ILLUSTRATED PARTS

I.5.1.1 System Components (Sheet 1 of 3)

<u>Item</u>	Part Number	Description			
1	210-8034-1	128KB CPU Board (Original CPU)			
2	210-8034-2	512KB CPU Board (Original CPU)			




Figure I-13. 2200 Computer System Components

I.5.1.1 System Components (Sheet 2 of 3)

<u>Item</u>	Part Number	Description
3	210-8937-A	128KB CPU Board (Enhanced CPU Model)
4	210-8937-B	512KB CPU Board (Enhanced CPU Model)
5	210-8937-C	1MB CPU Board (Enhanced CPU Model)
6	210-8937-D	2MB CPU Board (Enhanced CPU Model)
7	210-8937-E	4MB CPU Board (Enhanced CPU Model)
8	210-8937-F	8MB CPU Board (Enhanced CPU Model)




Figure I-14. 2200 Computer System Components

I.5.1.1 System Components (Sheet 3 of 3)

Item	Part Number	Description
9	377-4508	256KB SIMMs CPU Memory Module
10	377-4513	1MB SIMMs CPU Memory Module
11	377-3483	Memory PAL (L2) (128KB CPU Memory Board)
12	377-3484	Memory PAL (L2) (512KB CPU Memory Board)
13	377–3485	Memory PAL (L2) (1MB CPU Memory Board)
14	377-3486	Memory PAL (L2) (2MB CPU Memory Board)
15	377-3487	Memory PAL (L2) (4MB CPU Memory Board)
16	377-3488	Memory PAL (L2) (8MB CPU Memory Board)





Figure I-15. 2200 Computer System Components



North America:

Alahama Birmingham Mobile

Alaska Anchorage

Arizona Phoenix Tucson

California Fresno Inglewood Los Angeles Sacramento San Diego San Francisco San Mateo Sunnyvale Tustin Ventura

Colorado Denver

Connecticut New Haven Stamford Wethersfield

District of Columbia Washington

Florida Jacksonville Miami Orlando Tampa

Georgia Atlanta Hawaii

Honokuku Illinois Chicago Morton Park Ridge Rock Island

Indiana Indianapolis South Bend

Kansas Overland Park Wichita

Kentucky Louisville

Louislana Baton Rouge Metairie

Maryland Rockville Towson

Massachusetts

Boston Burlington Littleton Lowell Tewksbury Worcester

Michigan Grand Rapids Okemos Southfield

Minnesota Eden Prairie Missouri Creve Cocur

Nebraska Omaha Nevada

Reno

New Hampshire

East Derry Manchester

New Jersey Howell Mountainside

New Mexico Albuquerque

New York Albany Buffalo Lake Success New York City Rochester Syracuse

North Carolina Charlotte Greensboro

Raleigh Ohio Cincinnati Columbus

Middleburg Heights Toledo

Oklahoma Oklahoma City Tulsa

Oregon Beaverton Eugene

Pennsylvania Allentown Camp Hill

Frie Philadelphia Pittsburgh Wavne

Rhode Island Cranston

Tennessee Chattanooga Knoxville

Texas Austin Dallas Houston Virginla Newport News Richmond

Washington Seattle Spokane

Wisconsin Brookfield Madison Milwaukee

South Carolina

Charleston Columbia

Memphis Nashville

San Antonio

Utah Salt Lake City Canada

Wang Laboratories (Canada) Ltd. Don Mills, Ontario Calgary, Alberta Edmonton, Alberta Winnipeg, Manitoba Ottawa, Ontario Montreal, Quebec Burnaby, B.C.

International Subsidiaries:

Australia

Wang Computer Pty. Ltd. Sydney, NSW Melbourne, Vic. Canberra, A.C.T. Brisbane, Old. Adelaide, S.A. Perth. W.A. Darwin, N.T.

Austria

Wang Gesellschaft M.B.H.

Belgium

Wang Europe, S.A. Brussels Erpe-Mere

Brazil Wang do Brasil Computadores Ltda. Rio de Janeiro

Sao Paulo

Wang Industrial Co., Ltd. Taipei, Taiwan

France

Wang France S.A.R.L. Bagnolet Ecu#v Nantes Toulouse

Great Britain

Wang Electronics Ltd. Northwood Hills, Middlesex Northwood, Middlesex Harrogate, Yorkshire Glasgow, Scotland Uxbridge, Middlesex

Hong Kong

Wang Pacific Ltd. Hong Kong

Japan

Wang Computer Ltd. Tokyo

Netherlands

Wang Nederland B.V. lisselstein

New Zealand

Wang Computer Ltd. Grey Lynn, Auckland

Panama

Wang de Panama (CPEC) S.A. Panama

Republic of Singapore Wang Computer Pte., Ltd.

Singapore

Republic of South Africa

Wang Computers (South Africa) (Pty.) Ltd. Bordeaux, Transvaal Durban

Capetown Sweden

Wang Skandinaviska AB Solna Gothenburg Arloev Vasteras

Switzerland Wang S.A./A.G.

Zurich Pully

Wang Laboratories GmbH Berlin Cologne Ducsseldorf Felibach Frankfurt/M. Freiburg/Brsg. Hamburg Hannover Kassel Munich Nuernberg

Stuttgart

International Representatives:

Argentina Bolivia Canary Islands

Chile Colombia Costa Rica Cyprus Denmark

Jordan

Ghana

West Germany

Kenya Korea Lebanon Liberia Malaysia Mexico Morocco Nicaragua Dominican Republic Nigeria Ecuador Norway Finland Pakistan Peru Greece Philippines Guatemala Portugal iceland Saudi Arabia India Spain Indonesia Sri Lanka Iran Svria Ireland Thailand Israel Tunisia Italy Turkey Jamaica United Arab Emirates Japan

Venezuela Yugoslavia

LABORATORIES, INC.